Doomhowl-Interactive/llvm-project
0
0
Fork 0
Code Issues Pull Requests Actions 5 Packages Projects Releases Wiki Activity
Files
main
llvm-project/llvm/test/CodeGen/RISCV
History
NagaChaitanya Vellanki faeae9f34c [DAG] computeKnownFPClass - add ISD::SELECT/VSELECT handling + test coverage (#194009) 
Fixes #193500
2026-04-30 17:44:15 +00:00
..
GlobalISel
[RISCV][GISel] Support select G_INSERT_SUBVECTOR (#171092)
2026-04-28 17:21:45 +08:00
intrinsics
…
rvv
[RegisterCoalescer] Fix incorrect VNInfo deletion condition in pruneSubRegValues (#195023)
2026-04-30 16:01:41 +00:00
rvy
[RISC-V][RVY] Add a DataLayout component for CHERI capabilities
2026-04-28 18:25:02 -07:00
abds-neg.ll
[SDAG][abd] Combine abd of small types (#181538)
2026-03-31 13:40:51 +00:00
abds.ll
[DAG] visitFREEZE - revisit frozen node after merging with unfrozen uses (#188206)
2026-04-22 14:25:25 +00:00
abdu-neg.ll
[DAG] visitFREEZE - revisit frozen node after merging with unfrozen uses (#188206)
2026-04-22 14:25:25 +00:00
abdu.ll
…
add_sext_shl_constant.ll
…
add_shl_constant.ll
…
add-before-shl.ll
…
add-imm64-to-sub.ll
[RISCV][NFC] Fix UBSan issue in ISel (#181422)
2026-02-13 14:26:24 -08:00
add-imm.ll
…
addc-adde-sube-subc.ll
…
addcarry.ll
…
addimm-mulimm.ll
…
addrspacecast.ll
…
aext-to-sext.ll
…
aext.ll
…
align-loops.ll
…
align.ll
…
alloca.ll
…
allow-check.ll
…
alu8.ll
…
alu16.ll
…
alu32.ll
…
alu64.ll
…
analyze-branch.ll
…
and-add-lsr.ll
…
and-negpow2-cmp.ll
…
and-shl.ll
…
and.ll
…
arith-with-overflow.ll
[SelectionDAG] Change SSUBO to do (LHS < RHS) XOR (RESULT < 0) (#191747)
2026-04-22 18:03:33 +01:00
atomic-cmpxchg-branch-on-result.ll
…
atomic-cmpxchg-flag.ll
…
atomic-cmpxchg.ll
…
atomic-fence.ll
…
atomic-load-store.ll
[RISCV]Remove experimental from Zalasr (#177120)
2026-01-22 17:30:38 +08:00
atomic-load-zext.ll
[RISCV]Remove experimental from Zalasr (#177120)
2026-01-22 17:30:38 +08:00
atomic-rmw-discard.ll
[AtomicExpandPass] Preserve atomic and volatile nature of emulated operations (#188361)
2026-04-30 09:31:39 -07:00
atomic-rmw-minmax.ll
[AtomicExpandPass] Preserve atomic and volatile nature of emulated operations (#188361)
2026-04-30 09:31:39 -07:00
atomic-rmw-sub.ll
…
atomic-rmw.ll
[AtomicExpandPass] Preserve atomic and volatile nature of emulated operations (#188361)
2026-04-30 09:31:39 -07:00
atomic-signext.ll
[AtomicExpandPass] Preserve atomic and volatile nature of emulated operations (#188361)
2026-04-30 09:31:39 -07:00
atomicrmw-cond-sub-clamp.ll
[AtomicExpandPass] Preserve atomic and volatile nature of emulated operations (#188361)
2026-04-30 09:31:39 -07:00
atomicrmw-uinc-udec-wrap.ll
[AtomicExpandPass] Preserve atomic and volatile nature of emulated operations (#188361)
2026-04-30 09:31:39 -07:00
attributes-andes.ll
…
attributes-module-flag.ll
…
attributes-qc.ll
[RISCV] Combine Xqci Extensions in Arch Strings (#181033)
2026-02-12 13:50:57 -08:00
attributes-sifive.ll
[RISCV] Add Xsfmm32a shorthand extension. (#181957)
2026-02-17 21:18:52 -08:00
attributes-thead.ll
…
attributes.ll
[RISCV] Add missing RUN line for RV32P to attributes.ll. NFC (#192750)
2026-04-18 01:24:08 +00:00
avgceils.ll
…
avgceilu.ll
…
avgfloors.ll
…
avgflooru.ll
[TargetLowering][RISCV] Disable the special illegal type expansion of ISD::AVGFLOORU on RV32 (#181073)
2026-02-25 23:26:16 -08:00
bf16-promote.ll
…
bfloat-arith.ll
…
bfloat-br-fcmp.ll
…
bfloat-convert-half.ll
…
bfloat-convert.ll
…
bfloat-fcmp.ll
…
bfloat-frem.ll
…
bfloat-imm.ll
…
bfloat-isnan.ll
…
bfloat-mem.ll
…
bfloat-select-fcmp.ll
…
bfloat-select-icmp.ll
…
bfloat.ll
…
bigendian-double-bitmanip.ll
…
bigendian-f64-call.ll
…
bigendian-load-store.ll
…
bitextract-mac.ll
…
bitint-fp-conv-200.ll
[DAGCombiner] Teach reduceLoadWidth to look past ISD:FREEZE (#189317)
2026-04-30 09:37:39 -07:00
bitreverse-shift.ll
…
bittest.ll
[RISCV] Add isel pattern (setlt (shl X, 32), 0) -> srliw. (#178765)
2026-01-29 21:26:40 -08:00
blockaddress.ll
…
branch_zero.ll
[CodeGenPrepare][NFC] Reland: Update the dominator tree instead of rebuilding it (#179040)
2026-03-31 09:01:11 +08:00
branch-on-zero.ll
…
branch-opt.ll
[RISCV] Add (BSETI x0, 11) to isLoadImm for optimizeCondBranch (#180820)
2026-02-10 12:32:36 -08:00
branch-opt.mir
…
branch-rel.mir
[AMDGPU][NFC] Update MIR tests to use symbolic INLINEASM operands (#186839)
2026-04-17 12:23:56 +01:00
branch-relaxation-rv32.ll
[RISCV] Generate landing pad based on cf-protection-branch flag only (#179960)
2026-04-16 15:27:59 +00:00
branch-relaxation-rv32e.ll
…
branch-relaxation-rv64.ll
[RISCV] Generate landing pad based on cf-protection-branch flag only (#179960)
2026-04-16 15:27:59 +00:00
branch.ll
…
bswap-bitreverse.ll
[RISCV] Support scalar bitreverse using P extension rev instruction. (#183245)
2026-02-25 12:42:59 -08:00
bswap-known-bits.ll
[DAGCombiner] Fold bswap of single-byte-known-nonzero value to a shift (#193473)
2026-04-23 17:34:13 +02:00
bswap-shift.ll
…
byval.ll
…
callee-saved-fpr32s.ll
…
callee-saved-fpr64s.ll
…
callee-saved-gprs.ll
[llvm][RISCV] Use zilsd for callee-saved register spill/restore on RV32 (#184794)
2026-03-10 03:17:35 +00:00
calleetypeid-directcall-mismatched.ll
…
calling-conv-half.ll
…
calling-conv-ilp32-ilp32f-common.ll
…
calling-conv-ilp32-ilp32f-ilp32d-common.ll
…
calling-conv-ilp32.ll
…
calling-conv-ilp32d.ll
…
calling-conv-ilp32e.ll
…
calling-conv-ilp32f-ilp32d-common.ll
…
calling-conv-lp64-lp64f-common.ll
…
calling-conv-lp64-lp64f-lp64d-common.ll
…
calling-conv-lp64.ll
…
calling-conv-lp64e.ll
…
calling-conv-p-ext-vector.ll
[RISCV] Enhance RISCVMoveMerger for GPRPair Moves on RV32 #180831 (#182416)
2026-02-25 14:42:35 -08:00
calling-conv-preserve-most.ll
…
calling-conv-rv32f-ilp32.ll
…
calling-conv-rv32f-ilp32e.ll
…
calling-conv-sext-zext.ll
…
calling-conv-vector-float.ll
…
calling-conv-vector-on-stack.ll
…
calls-cf-branch.ll
[RISCV] Generate landing pad based on cf-protection-branch flag only (#179960)
2026-04-16 15:27:59 +00:00
calls.ll
[RISCV] Generate landing pad based on cf-protection-branch flag only (#179960)
2026-04-16 15:27:59 +00:00
callsite-emit-calleetypeid-tailcall.ll
…
callsite-emit-calleetypeid.ll
…
cf-branch-isel.ll
[RISCV] Generate landing pad based on cf-protection-branch flag only (#179960)
2026-04-16 15:27:59 +00:00
cfi-multiple-locations.mir
[CFIInstrInserter] Fix a test. (#176048)
2026-01-15 04:17:17 -08:00
clear-cache.ll
…
clmul.ll
[TargetLowering][RISCV] Avoid ISD::MUL in expandCLMUL if hasBitTest or MUL requires a library call. (#182389)
2026-02-22 19:20:16 -08:00
clmulh.ll
[TargetLowering][RISCV] Avoid ISD::MUL in expandCLMUL if hasBitTest or MUL requires a library call. (#182389)
2026-02-22 19:20:16 -08:00
clmulr.ll
[TargetLowering][RISCV] Avoid ISD::MUL in expandCLMUL if hasBitTest or MUL requires a library call. (#182389)
2026-02-22 19:20:16 -08:00
cm_mvas_mvsa.ll
…
cm_mvas_mvsa.mir
…
cmov-branch-opt.ll
…
cmp-bool.ll
…
codemodel-lowering.ll
…
combine-clmul.ll
[DAG] visitCLMUL - fold (clmul x, c_pow2) -> (shl x, log2(c_pow2)) (#184049)
2026-03-02 10:52:51 +00:00
combine-is_fpclass.ll
[DAG] computeKnownFPClass - add ISD::FCOPYSIGN handling (#193672)
2026-04-28 11:46:34 +00:00
combine-storetomstore.ll
…
compress-double.ll
…
compress-float.ll
…
compress-inline-asm.ll
…
compress-opt-branch.ll
…
compress-opt-select.ll
[RISCV] Enable SelectCompressOpt with HasStdExtZca. (#179601)
2026-02-03 21:56:48 -08:00
compress.ll
…
condbinops.ll
…
condops.ll
[RISCV] Remove srl from (srl (and X, (1 << C)), C) used as czero.eqz/nez condition. (#182598)
2026-02-20 18:00:07 -08:00
constpool-known-bits.ll
…
convert-highly-predictable-select-to-branch.ll
…
copy-frameindex.mir
…
copyprop.ll
…
copysign-casts.ll
[RISCV] Extends RISCVMoveMerger to merge GPRPairs independent of even/odd pair instruction order. (#183657)
2026-03-02 20:06:10 -08:00
csr-first-use-cost.ll
…
ctlz-cttz-ctpop.ll
…
ctz_zero_return_test.ll
…
debug-line.ll
…
di-assignment-tracking-vector.ll
…
disable-tail-calls.ll
…
disjoint.ll
…
div_minsize.ll
[CodeGen] Expand power-of-2 div/rem at IR level in ExpandIRInsts. (#180654)
2026-02-25 22:54:34 +01:00
div-by-constant.ll
[LegalizeTypes] Expand UDIV/UREM by constant via chunk summation (#146238)
2026-03-19 17:58:54 +05:30
div-pow2.ll
…
div.ll
…
double_reduct.ll
…
double-arith-strict.ll
…
double-arith.ll
…
double-bitmanip-dagcombines.ll
…
double-br-fcmp.ll
…
double-calling-conv.ll
…
double-convert-strict.ll
…
double-convert.ll
[RISCV] Extends RISCVMoveMerger to merge GPRPairs independent of even/odd pair instruction order. (#183657)
2026-03-02 20:06:10 -08:00
double-fcmp-strict.ll
…
double-fcmp.ll
…
double-frem.ll
…
double-imm.ll
[RISCV] Enhance RISCVMoveMerger for GPRPair Moves on RV32 #180831 (#182416)
2026-02-25 14:42:35 -08:00
double-intrinsics-strict.ll
[RISCV] Enhance RISCVMoveMerger for GPRPair Moves on RV32 #180831 (#182416)
2026-02-25 14:42:35 -08:00
double-intrinsics.ll
[RISCV] Enhance RISCVMoveMerger for GPRPair Moves on RV32 #180831 (#182416)
2026-02-25 14:42:35 -08:00
double-isnan.ll
…
double-maximum-minimum.ll
…
double-mem.ll
[llvm][RISCV] Use zilsd for callee-saved register spill/restore on RV32 (#184794)
2026-03-10 03:17:35 +00:00
double-previous-failure.ll
…
double-round-conv-sat.ll
[RISCV] Enhance RISCVMoveMerger for GPRPair Moves on RV32 #180831 (#182416)
2026-02-25 14:42:35 -08:00
double-round-conv.ll
…
double-select-fcmp.ll
[RISCV] Extends RISCVMoveMerger to merge GPRPairs independent of even/odd pair instruction order. (#183657)
2026-03-02 20:06:10 -08:00
double-select-icmp.ll
[RISCV] Enhance RISCVMoveMerger for GPRPair Moves on RV32 #180831 (#182416)
2026-02-25 14:42:35 -08:00
double-stack-spill-restore.ll
[RISCV] Extends RISCVMoveMerger to merge GPRPairs independent of even/odd pair instruction order. (#183657)
2026-03-02 20:06:10 -08:00
double-zfa.ll
…
dso_local_equivalent.ll
…
dwarf-eh.ll
…
early-clobber-tied-def-subreg-liveness.ll
…
eh-dwarf-cfa.ll
…
elf-preemption.ll
…
emit-x8-as-fp.ll
…
emutls.ll
…
exception-pointer-register.ll
…
fastcc-bf16.ll
…
fastcc-float.ll
…
fastcc-half.ll
…
fastcc-int.ll
…
fastcc-without-f-reg.ll
…
features-info.ll
[RISCV][NFC] Remove extra dot in feature's description (#191379)
2026-04-10 10:54:04 +00:00
fixed-csr.ll
…
fixups-diff.ll
…
fli-licm.ll
…
float-arith-strict.ll
…
float-arith.ll
…
float-bit-preserving-dagcombines.ll
…
float-bitmanip-dagcombines.ll
…
float-br-fcmp.ll
…
float-convert-strict.ll
…
float-convert.ll
…
float-fcmp-strict.ll
…
float-fcmp.ll
…
float-frem.ll
…
float-imm.ll
…
float-intrinsics-strict.ll
…
float-intrinsics.ll
optimize is_finite assembly (#169402)
2026-03-29 14:28:07 +00:00
float-isnan.ll
…
float-maximum-minimum.ll
[SelectionDAG] Remove NoNaNsFPMath uses (#183448)
2026-03-10 14:06:42 +08:00
float-mem.ll
…
float-round-conv-sat.ll
…
float-round-conv.ll
…
float-select-fcmp.ll
…
float-select-icmp.ll
…
float-select-verify.ll
…
float-zfa.ll
…
flt-rounds.ll
…
fma-combine.ll
[SDAG] Check for nsz in DAG.canIgnoreSignBitOfZero() (#178905)
2026-02-01 15:58:38 +00:00
fmax-fmin.ll
…
fold-addi-loadstore-cpi.mir
[RISCV] Merge Base Offset for SFB Pseudos (#187620)
2026-03-24 10:41:34 -07:00
fold-addi-loadstore-zilsd.ll
[llvm][RISCV] Use zilsd for callee-saved register spill/restore on RV32 (#184794)
2026-03-10 03:17:35 +00:00
fold-addi-loadstore.ll
[RISCV] Add support for QC.E.LI in RISCVMergeBaseOffset (#175310)
2026-01-12 06:30:39 +05:30
fold-binop-into-select-return-constant.ll
…
fold-binop-into-select.ll
…
fold-masked-merge.ll
…
fold-mem-offset-zilsd.ll
[RISCV] Add Zilsd to RISCVFoldMemOffset (#176544)
2026-01-19 11:19:30 +05:30
fold-mem-offset.ll
…
fold-mem-offset.mir
…
forced-atomics.ll
[AtomicExpandPass] Preserve atomic and volatile nature of emulated operations (#188361)
2026-04-30 09:31:39 -07:00
fp16-promote.ll
…
fp128.ll
Reland "[RISCV] Support RISCV BitInt larger than 128 (#175515)" (#190188)
2026-04-10 10:46:30 +08:00
fp-fcanonicalize.ll
[RISCV] Fix fcanonicalize for Z*inx (#175984)
2026-01-15 23:03:38 -08:00
fpclamptosat.ll
Reland "[RISCV] Support RISCV BitInt larger than 128 (#175515)" (#190188)
2026-04-10 10:46:30 +08:00
fpenv-xlen.ll
…
fpenv.ll
…
frame-info.ll
…
frame.ll
…
frameaddr-returnaddr.ll
…
frm-dependency.ll
…
frm-write-in-loop.ll
…
get-register-invalid.ll
…
get-register-noreserve.ll
…
get-register-reserve.ll
…
get-setcc-result-type.ll
…
ghccc-nest.ll
…
ghccc-rv32.ll
…
ghccc-rv64.ll
…
ghccc-without-f-reg.ll
…
global-merge-minsize-smalldata-nonzero.ll
…
global-merge-minsize-smalldata-zero.ll
…
global-merge-minsize.ll
…
global-merge-offset.ll
…
global-merge.ll
…
graalcc.ll
…
half-arith-strict.ll
…
half-arith.ll
…
half-bitmanip-dagcombines.ll
…
half-br-fcmp.ll
…
half-convert-strict.ll
…
half-convert.ll
…
half-fcmp-strict.ll
…
half-fcmp.ll
…
half-frem.ll
…
half-imm.ll
…
half-intrinsics.ll
…
half-isnan.ll
…
half-maximum-minimum.ll
[SelectionDAG] Remove NoNaNsFPMath uses (#183448)
2026-03-10 14:06:42 +08:00
half-mem.ll
…
half-round-conv-sat.ll
…
half-round-conv.ll
…
half-select-fcmp.ll
…
half-select-icmp.ll
…
half-zfa-fli.ll
…
half-zfa.ll
…
hoist-global-addr-base.ll
[RISCV] Detect QC_E_ADDAI and fold in RISCVMergeBaseOffset (#175496)
2026-01-12 22:43:38 +05:30
hwasan-check-memaccess.ll
…
i32-icmp.ll
…
i64-icmp.ll
…
iabs.ll
[DAG] visitFREEZE - revisit frozen node after merging with unfrozen uses (#188206)
2026-04-22 14:25:25 +00:00
icmp-non-byte-sized.ll
…
idiv_large.ll
[DAG] visitFREEZE - revisit frozen node after merging with unfrozen uses (#188206)
2026-04-22 14:25:25 +00:00
imm-cse.ll
…
imm.ll
…
indirectbr.ll
…
init-array.ll
…
inline-asm-abi-names.ll
…
inline-asm-bf-constraint-f.ll
[RISCV] Support 'f' Inline Assembly Constraint for bfloat16 (#184566)
2026-03-05 20:21:22 -08:00
inline-asm-clobbers.ll
…
inline-asm-d-abi-names.ll
…
inline-asm-d-constraint-f.ll
…
inline-asm-d-modifier-N.ll
…
inline-asm-f-abi-names.ll
…
inline-asm-f-constraint-f.ll
…
inline-asm-f-modifier-N.ll
…
inline-asm-fixed-v-constraint.ll
…
inline-asm-i-constraint-i1.ll
…
inline-asm-invalid.ll
…
inline-asm-mem-constraint-2.ll
…
inline-asm-mem-constraint.ll
…
inline-asm-s-constraint-error.ll
…
inline-asm-s-constraint.ll
…
inline-asm-v-constraint.ll
…
inline-asm-xsfvcp.ll
…
inline-asm-zdinx-constraint-r.ll
[RISCV] Enhance RISCVMoveMerger for GPRPair Moves on RV32 #180831 (#182416)
2026-02-25 14:42:35 -08:00
inline-asm-zfh-constraint-f.ll
…
inline-asm-zfh-modifier-N.ll
…
inline-asm-zfinx-constraint-r.ll
…
inline-asm-zhinx-constraint-r.ll
…
inline-asm.ll
…
inline-option-directive.ll
…
instruction-count-remark.mir
…
interrupt-attr-args-error.ll
…
interrupt-attr-callee.ll
…
interrupt-attr-invalid.ll
…
interrupt-attr-nocall.ll
…
interrupt-attr-ret-error.ll
…
interrupt-attr.ll
…
ipra.ll
…
isel-optnone.ll
…
jumptable-swguarded.ll
[RISCV] Generate landing pad based on cf-protection-branch flag only (#179960)
2026-04-16 15:27:59 +00:00
jumptable.ll
…
kcfi-isel-mir.ll
[RISCV] Generate landing pad based on cf-protection-branch flag only (#179960)
2026-04-16 15:27:59 +00:00
kcfi-mir.ll
…
kcfi-patchable-function-prefix.ll
…
kcfi.ll
…
known-fpclass.ll
[DAG] computeKnownFPClass - add ISD::SELECT/VSELECT handling + test coverage (#194009)
2026-04-30 17:44:15 +00:00
lack-of-signed-truncation-check.ll
…
large-codemodel-sections.ll
[RISCV] Put Large Code Model Constant Pools in .text (#151393)
2026-03-02 13:17:06 -08:00
large-stack.ll
…
legalize-fneg.ll
…
libcall-tail-calls.ll
…
lit.local.cfg
…
live-sp.mir
…
llvm.exp10.ll
…
llvm.frexp.ll
…
load-narrow-shift-mask-combine.ll
…
load-setcc-combine.ll
…
load-store-pair.ll
…
local-stack-slot-allocation.ll
…
loop-strength-reduce-add-cheaper-than-mul.ll
…
loop-strength-reduce-loop-invar.ll
…
lpad.ll
[RISCV] Generate landing pad based on cf-protection-branch flag only (#179960)
2026-04-16 15:27:59 +00:00
lrint-conv.ll
[SelectionDAG,GISel] Add f16 soft promotion for lrint, lround, llrint, and llround (#152684)
2026-01-08 12:40:10 +01:00
lsr-legaladdimm.ll
…
machine-combiner-mir.ll
…
machine-combiner-strategies.ll
…
machine-combiner.ll
…
machine-combiner.mir
…
machine-copyprop-noop-removal.mir
…
machine-copyprop-simplifyinstruction.mir
…
machine-cp.mir
…
machine-cse.ll
…
machine-outliner-and-machine-copy-propagation.ll
…
machine-outliner-call-reg-live-across.mir
[RISCV] Generate landing pad based on cf-protection-branch flag only (#179960)
2026-04-16 15:27:59 +00:00
machine-outliner-call-x5-liveout.mir
[RISCV] Support MachineOutlinerRegSave for RISCV (#191351)
2026-04-17 09:30:33 +08:00
machine-outliner-call.ll
…
machine-outliner-cfi.mir
…
machine-outliner-leaf-descendants.ll
…
machine-outliner-lpad.ll
…
machine-outliner-patchable.ll
…
machine-outliner-position.mir
…
machine-outliner-reserved-regs.mir
[RISCV] Support MachineOutlinerRegSave for RISCV (#191351)
2026-04-17 09:30:33 +08:00
machine-outliner-throw.ll
…
machine-outliner-x5-regsave-rv32e.mir
[RISCV] Support MachineOutlinerRegSave for RISCV (#191351)
2026-04-17 09:30:33 +08:00
machine-outliner-x5-regsave.mir
[RISCV] Support MachineOutlinerRegSave for RISCV (#191351)
2026-04-17 09:30:33 +08:00
machine-pipeliner.ll
…
machine-sink-load-immediate.ll
…
machinelicm-address-pseudos.ll
[NFC] Move fusion- to start of Fusion Feature Name (#185146)
2026-03-06 21:57:48 -08:00
machinelicm-constant-phys-reg.ll
…
machineoutliner-jumptable.mir
…
machineoutliner-pcrel-lo.mir
…
machineoutliner-x5.mir
…
machineoutliner.mir
…
MachineSink-implicit-x0.mir
…
macho-relocs.ll
[RISC-V][Mach-O] Add codegen support for Mach-O object format. (#178263)
2026-02-02 14:11:27 -08:00
macro-fusion-add-mem.mir
[RISCV] Add macro fusion support for spacemit-x100 (#178594)
2026-02-04 14:25:52 +08:00
macro-fusion-logic-imm-reg.mir
[RISCV] Add macro fusion support for spacemit-x100 (#178594)
2026-02-04 14:25:52 +08:00
macro-fusion-logic-reg-imm.mir
[RISCV] Add macro fusion support for spacemit-x100 (#178594)
2026-02-04 14:25:52 +08:00
macro-fusion-logic-reg-reg.mir
[RISCV] Add macro fusion support for spacemit-x100 (#178594)
2026-02-04 14:25:52 +08:00
macro-fusion-lui-addi.ll
[NFC] Move fusion- to start of Fusion Feature Name (#185146)
2026-03-06 21:57:48 -08:00
macro-fusion-mul-add.mir
[RISCV] Add macro fusion support for spacemit-x100 (#178594)
2026-02-04 14:25:52 +08:00
macro-fusion-shift-bit-extract.mir
[RISCV] Add macro fusion support for spacemit-x100 (#178594)
2026-02-04 14:25:52 +08:00
macro-fusions.mir
[NFC] Move fusion- to start of Fusion Feature Name (#185146)
2026-03-06 21:57:48 -08:00
make-compressible-for-store-address.mir
…
make-compressible-rv64.mir
…
make-compressible-xqci.mir
[RISCV] Adjust base cost for Xqcilo loads/stores in RISCVMakeCompressible (#175572)
2026-01-13 06:34:18 +05:30
make-compressible-zbc-zhinx.mir
…
make-compressible-zbc.mir
…
make-compressible-zfinx.mir
…
make-compressible-zilsd.mir
[RISCV] Use PADD_DW instead of ADDD for GPRPair copy on RV32 with P extension (#181316)
2026-02-13 09:41:08 -08:00
make-compressible.mir
…
mask-variable-shift.ll
…
mem64.ll
…
mem.ll
…
memcmp-optsize.ll
Move ExpandMemCmp and MergeIcmp to the middle end (#77370)
2026-04-02 09:57:00 +02:00
memcmp.ll
Move ExpandMemCmp and MergeIcmp to the middle end (#77370)
2026-04-02 09:57:00 +02:00
memcpy-inline.ll
…
memcpy.ll
…
memmove.ll
Enable generic overlapping optimization for memmove (#177885)
2026-03-27 07:22:05 +00:00
memset-inline.ll
…
memset-pattern.ll
[LowerMemIntrinsics][AMDGPU] Optimize memset.pattern lowering (#185901)
2026-03-13 10:37:33 +01:00
min-max.ll
…
mir-target-flags.ll
…
misched-load-clustering.ll
…
misched-mem-clustering.mir
…
misched-postra-direction.mir
…
misched-store-clustering.ll
…
miss-sp-restore-eh.ll
[CodeGen] Do not remove IMPLICIT_DEF unless all uses have undef flag added (#188133)
2026-04-01 10:11:42 -05:00
module-elf-flags.ll
…
module-target-abi2.ll
…
module-target-abi3.ll
…
module-target-abi.ll
…
mul-expand.ll
…
mul-to-shl-nsw.ll
[DAGCombiner] Preserve nsw when folding (mul x, 2^c) to (shl x, c) (#192366)
2026-04-20 21:10:35 +01:00
mul.ll
…
musttail-call.ll
[RISC-V][LoongArch] Revert Musttail Fixes (#191508)
2026-04-10 20:36:54 +00:00
naked-fn-with-frame-pointer.ll
…
narrow-shl-cst.ll
…
neg-abs.ll
…
nest-register.ll
[RISCV] Generate landing pad based on cf-protection-branch flag only (#179960)
2026-04-16 15:27:59 +00:00
nomerge.ll
…
nontemporal-scalable.ll
…
nontemporal.ll
…
note-gnu-property-zicfiss.ll
…
O0-pipeline.ll
[NFC][CodeGen] Rename CallBrPrepare pass to InlineAsmPrepare (#181547)
2026-02-17 15:37:35 -08:00
O3-pipeline.ll
Move ExpandMemCmp and MergeIcmp to the middle end (#77370)
2026-04-02 09:57:00 +02:00
opt-w-instrs-p-ext.mir
[RISCV] Add SATI_RV64/USATI_RV64 to RISCVOptWInstrs. (#190030)
2026-04-01 14:38:11 -07:00
opt-w-instrs.mir
[RISCV] Generate landing pad based on cf-protection-branch flag only (#179960)
2026-04-16 15:27:59 +00:00
option-exact-inlineasm.ll
…
option-nopic.ll
…
option-norelax.ll
…
option-norvc.ll
…
option-pic.ll
…
option-relax-relocation.ll
[RISCV] Mark More Relocs as Relaxable (#151422)
2026-01-08 09:28:29 -08:00
option-relax.ll
…
option-rvc.ll
…
optnone-store-no-combine.ll
…
or-is-add.ll
…
orc-b-patterns.ll
…
out-of-reach-emergency-slot.mir
…
overflow-intrinsic-optimizations.ll
…
overflow-intrinsics.ll
…
patchable-function-entry.ll
…
pei-crash.ll
…
pic-models.ll
…
pipeline-options.ll
…
poison-legalization.ll
…
postra-copy-expand.mir
…
pr40333.ll
…
pr51206.ll
…
pr53662.mir
…
pr55201.ll
…
pr56110.ll
…
pr56457.ll
…
pr58025.ll
…
pr58286.ll
…
pr58511.ll
…
pr63365.ll
…
pr63816.ll
…
pr64503.ll
…
pr64645.ll
…
pr64772.ll
…
pr64935.ll
…
pr65025.ll
…
pr66603.ll
…
pr68855.ll
…
pr69586.ll
…
pr80052.mir
…
pr84200.ll
[DAGCombiner] Fold sub nuw C, x -> xor x, C when C is a mask (#192692)
2026-04-17 22:05:34 +01:00
pr84653_pr85190.ll
…
pr88365.ll
…
pr90652.ll
…
pr90730.ll
…
pr92193.ll
…
pr94145.ll
…
pr94265.ll
…
pr95271.ll
…
pr95284.ll
…
pr96366.ll
…
pr97304.ll
[RISCV] Generate landing pad based on cf-protection-branch flag only (#179960)
2026-04-16 15:27:59 +00:00
pr101786.ll
…
pr135206.ll
…
pr142004.ll
…
pr145360.ll
…
pr145363.ll
…
pr148084.ll
[RISCV] Remove the experimental XRivosVisni extension (#188370)
2026-03-24 18:55:38 -07:00
pr153598.mir
[RISCV] Force a frame pointer when the max reserved call frame exceeds simm12. (#182124)
2026-02-18 16:42:40 -08:00
pr158121.ll
…
pr176001.ll
[RISCV] Print MIR comments for AVL and VEC_RM operands (#179542)
2026-02-03 22:11:22 +00:00
pr186969.ll
Move ExpandMemCmp and MergeIcmp to the middle end (#77370)
2026-04-02 09:57:00 +02:00
pr190868.ll
[NFC][RISC-V] Add Test for PR190868 (#190908)
2026-04-08 17:19:59 +00:00
prefer-w-inst.ll
…
prefer-w-inst.mir
…
prefetch.ll
[RISCV] Allow prefetch hints without Zicbop. (#191027)
2026-04-09 08:06:15 -07:00
print-pipeline-passes.ll
…
prolog-epilogue.ll
…
push-pop-opt-crash.ll
…
push-pop-popret.ll
…
qci-interrupt-attr-fpr.ll
…
qci-interrupt-attr.ll
[RISCV] Mark Xqccmp as not experimental (#175066)
2026-01-10 07:50:29 -08:00
rda-entry-bb-is-a-loop.mir
[ReachingDefAnalysis] Fix printing of RDA results. (#176474)
2026-01-19 12:03:51 -08:00
rda-liveins.mir
[ReachingDefAnalysis] Print basic blocks. (#175568)
2026-01-14 06:29:31 -08:00
rda-stack.mir
[ReachingDefAnalysis] Print basic blocks. (#175568)
2026-01-14 06:29:31 -08:00
readcyclecounter.ll
…
readsteadycounter.ll
…
reassoc-shl-addi-add.ll
…
reduce-unnecessary-extension.ll
…
reduction-formation.ll
…
redundant-copy-elim.ll
[RISCV] Add support for Zibi experimental extension in RISCVRedundantCopyElimination (#174920)
2026-01-09 14:00:53 +08:00
redundant-copy-from-tail-duplicate.ll
…
regalloc-last-chance-recoloring-failure.ll
[RISCV] Sink instructions so AVL dominates in RISCVVLOptimizer (#184155)
2026-03-04 05:46:26 +00:00
relative-reloc.ll
…
relax-per-target-feature.ll
…
rem.ll
…
remat.ll
…
renamable-copy.mir
…
repeated-fp-divisors.ll
…
replace-with-veclib-sleef-scalable.ll
…
reserved-reg-errors.ll
…
reserved-regs.ll
…
riscv-codegen-prepare-atp.ll
…
riscv-codegenprepare-asm.ll
…
riscv-codegenprepare.ll
[RISCV] Handle freeze in vp.merge widening codegen prepare (#189346)
2026-03-30 13:44:09 +00:00
riscv-func-target-feature.ll
…
riscv-macho.ll
[RISCV] Add basic Mach-O triple support. (#141682)
2026-01-05 23:18:48 +00:00
riscv-promote-constant.ll
…
riscv-scavenge-crash-2nd-pass-rv32.mir
[RISCV] Force a frame pointer when the max reserved call frame exceeds simm12. (#182124)
2026-02-18 16:42:40 -08:00
riscv-scavenge-crash-2nd-pass-rv64.mir
[RISCV] Force a frame pointer when the max reserved call frame exceeds simm12. (#182124)
2026-02-18 16:42:40 -08:00
riscv-tail-dup-size.ll
…
riscv-zihintpause.ll
[RISCV] Relax codegen predicates for HINT-based instructions (#179872)
2026-03-02 17:24:22 +08:00
rnmi-interrupt-attr-error.ll
…
rnmi-interrupt-attr.ll
…
rotl-rotr.ll
…
rv32-fuchsia.ll
…
rv32-inline-asm-pairs.ll
…
rv32-merge-non-arg-reg.mir
[RISCV] Enhance RISCVMoveMerger for GPRPair Moves on RV32 #180831 (#182416)
2026-02-25 14:42:35 -08:00
rv32-move-merge-crash.ll
[RISCV] Add guard to prevent GPRPair merge on targets without Zdinx or P (#186600)
2026-03-22 10:26:33 -07:00
rv32-move-merge.ll
[RISCV] Enhance RISCVMoveMerger for GPRPair Moves on RV32 #180831 (#182416)
2026-02-25 14:42:35 -08:00
rv32e.ll
…
rv32i-rv64i-float-double.ll
…
rv32i-rv64i-half.ll
…
rv32p.ll
[RISCV][P-ext] Remateralize pli and plui (#193110)
2026-04-20 17:44:28 -07:00
rv32xandesperf.ll
…
rv32xtheadba.ll
…
rv32xtheadbb.ll
…
rv32xtheadbs.ll
…
rv32zba.ll
…
rv32zbb-intrinsic.ll
…
rv32zbb-zbkb.ll
…
rv32zbb.ll
[RISCV] Select (sext_inreg (sra X, C), i8/i16) as slli+srai. (#186956)
2026-03-17 08:01:40 -07:00
rv32zbc-intrinsic.ll
[RISCV] Replace RISCVISD::CLMUL* with ISD::CLMUL*. (#177386)
2026-01-22 09:39:44 -08:00
rv32zbc-zbkc-intrinsic.ll
[RISCV] Replace riscv.clmul intrinsic with llvm.clmul (#178092)
2026-01-26 21:12:48 -08:00
rv32zbkb-intrinsic.ll
…
rv32zbkb.ll
…
rv32zbkx-intrinsic.ll
…
rv32zbs.ll
[RISCV] Add ISEL pattern to convert add (shl -1, X), Y to sub Y, (bset zero, X) (#178601)
2026-01-29 15:11:21 +05:30
rv32zimop-intrinsic.ll
…
rv32zknd-intrinsic-autoupgrade.ll
…
rv32zknd-intrinsic.ll
…
rv32zkne-intrinsic-autoupgrade.ll
…
rv32zkne-intrinsic.ll
…
rv32zknh-intrinsic.ll
…
rv32zksed-intrinsic-autoupgrade.ll
…
rv32zksed-intrinsic.ll
…
rv32zksh-intrinsic.ll
…
rv64-double-convert-strict.ll
…
rv64-double-convert.ll
…
rv64-float-convert-strict.ll
…
rv64-float-convert.ll
…
rv64-half-convert-strict.ll
…
rv64-half-convert.ll
…
rv64-inline-asm-pairs.ll
…
rv64-large-stack.ll
…
rv64-patchpoint.ll
…
rv64-stackmap-args.ll
…
rv64-stackmap-fp.ll
…
rv64-stackmap-frame-setup.ll
…
rv64-stackmap-nops.ll
[RISCV] Fix stackmap shadow trimming NOP size for compressed targets (#189774)
2026-04-02 08:21:33 +08:00
rv64-stackmap.ll
…
rv64-statepoint-call-lowering-x1.ll
…
rv64-statepoint-call-lowering-x2.ll
…
rv64-statepoint-call-lowering.ll
…
rv64-trampoline-cfi.ll
…
rv64-trampoline.ll
…
rv64-typepromotion.ll
…
rv64d-double-convert-strict.ll
…
rv64d-double-convert.ll
…
rv64e.ll
…
rv64f-float-convert-strict.ll
…
rv64f-float-convert.ll
…
rv64i-complex-float.ll
…
rv64i-demanded-bits.ll
…
rv64i-double-softfloat.ll
…
rv64i-exhaustive-w-insts.ll
…
rv64i-shift-sext.ll
…
rv64i-single-softfloat.ll
…
rv64i-tricky-shifts.ll
…
rv64i-w-insts-legalization.ll
…
rv64m-exhaustive-w-insts.ll
…
rv64m-w-insts-legalization.ll
…
rv64p.ll
[RISCV][P-ext] Remateralize pli and plui (#193110)
2026-04-20 17:44:28 -07:00
rv64xandesperf.ll
…
rv64xtheadba.ll
…
rv64xtheadbb.ll
…
rv64xtheadbs.ll
…
rv64zba.ll
…
rv64zbb-intrinsic.ll
…
rv64zbb-zbkb.ll
…
rv64zbb.ll
[RISCV] Select (sext_inreg (sra X, C), i8/i16) as slli+srai. (#186956)
2026-03-17 08:01:40 -07:00
rv64zbc-intrinsic.ll
[RISCV] Add signext attribute to llvm.clmul test caes in rv64zbc(-zbkc)-intrinsic.ll. NFC (#178236)
2026-01-27 14:39:21 -08:00
rv64zbc-zbkc-intrinsic.ll
[RISCV] Add signext attribute to llvm.clmul test caes in rv64zbc(-zbkc)-intrinsic.ll. NFC (#178236)
2026-01-27 14:39:21 -08:00
rv64zbkb-intrinsic.ll
…
rv64zbkb.ll
…
rv64zbkx-intrinsic.ll
…
rv64zbs.ll
[RISCV] Add ISEL pattern to convert add (shl -1, X), Y to sub Y, (bset zero, X) (#178601)
2026-01-29 15:11:21 +05:30
rv64zfh-half-convert-strict.ll
…
rv64zfh-half-convert.ll
…
rv64zfh-half-intrinsics.ll
…
rv64zfhmin-half-convert-strict.ll
…
rv64zfhmin-half-convert.ll
…
rv64zfhmin-half-intrinsics.ll
…
rv64zimop-intrinsic.ll
…
rv64zknd-intrinsic.ll
…
rv64zknd-zkne-intrinsic.ll
…
rv64zkne-intrinsic.ll
…
rv64zknh-intrinsic-autoupgrade.ll
…
rv64zknh-intrinsic.ll
…
rv64zksed-intrinsic-autoupgrade2.ll
…
rv64zksed-intrinsic-autoupgrade.ll
…
rv64zksed-intrinsic.ll
…
rv64zksh-intrinsic-autoupgrade.ll
…
rv64zksh-intrinsic.ll
…
rvp-narrowing-shift-trunc.ll
[RISCV] Fix crash in combinePExtTruncate for truncate(srl) without MUL/SUB (#186141)
2026-03-13 11:31:04 +08:00
rvp-simd-32.ll
[RISCV] Rename rvp-ext-rv32/64.ll to rvp-simd-32/64.ll. Shorten check prefixes. NFC (#194770)
2026-04-28 21:10:33 -07:00
rvp-simd-64.ll
[RISCV] Fix crashes and add RV32 RUN line to rvp-simd-64.ll (#194782)
2026-04-29 09:19:13 -07:00
rvp-unaligned-load-store.ll
[RISCV] Partial support for using PPAIRE.B/H to optimize unaligned load sequences. (#183423)
2026-02-25 21:25:23 -08:00
sadd_sat_plus.ll
…
sadd_sat.ll
…
samesign.ll
[SelectionDAGBuilder] Pass SDNodeFlags to getSetCC instead of using FlagInserter. (#190878)
2026-04-08 10:05:14 -07:00
saverestore-scs.ll
…
saverestore.ll
…
scmp.ll
…
sdata-limit-0.ll
…
sdata-limit-4.ll
…
sdata-limit-8.ll
…
sdata-local-sym.ll
…
sdata-sections.ll
…
sdiv-pow2-cmov.ll
…
select-and.ll
…
select-bare.ll
…
select-binop-identity.ll
…
select-cc.ll
…
select-cond.ll
…
select-const.ll
…
select-constant-xor.ll
…
select-optimize-multiple.ll
…
select-optimize-multiple.mir
…
select-or.ll
…
select-pseudo-merge-with-stack-adj.ll
…
select-to-and-zext.ll
…
select-zbb.ll
…
select.ll
[RISCV] Remove srl from (srl (and X, (1 << C)), C) used as czero.eqz/nez condition. (#182598)
2026-02-20 18:00:07 -08:00
selectcc-to-shiftand.ll
…
selectopt.ll
[RISCV] Enable select optimization by default (#178394)
2026-02-10 16:19:01 +08:00
setcc-logic.ll
…
sext-zext-trunc.ll
…
sextw-removal-debug.mir
…
sextw-removal.ll
…
sfb-merge-base-offset.ll
[RISCV] Merge Base Offset for SFB Pseudos (#187620)
2026-03-24 10:41:34 -07:00
shadowcallstack.ll
…
shift-amount-mod.ll
…
shift-and.ll
…
shift-masked-shamt.ll
…
shifts.ll
…
shl-cttz.ll
…
shl-demanded.ll
…
shlimm-addimm.ll
…
short-forward-branch-load-imm.ll
…
short-forward-branch-opt-load-atomic-acquire-seq_cst.ll
…
short-forward-branch-opt-load.ll
…
short-forward-branch-opt-min-max.ll
…
short-forward-branch-opt-mul.ll
…
short-forward-branch-opt-qcloads.ll
…
short-forward-branch-opt-with-branch-with-immediates_32_eq.ll
[RISCV] SFB with Immediates to QC.MVccI (#186555)
2026-03-19 09:51:38 -07:00
short-forward-branch-opt-with-branch-with-immediates_32_ne.ll
[RISCV] SFB with Immediates to QC.MVccI (#186555)
2026-03-19 09:51:38 -07:00
short-forward-branch-opt-with-branch-with-immediates_32_sge.ll
[RISCV] SFB with Immediates to QC.MVccI (#186555)
2026-03-19 09:51:38 -07:00
short-forward-branch-opt-with-branch-with-immediates_32_slt.ll
[RISCV] SFB with Immediates to QC.MVccI (#186555)
2026-03-19 09:51:38 -07:00
short-forward-branch-opt-with-branch-with-immediates_32_uge.ll
[RISCV] SFB with Immediates to QC.MVccI (#186555)
2026-03-19 09:51:38 -07:00
short-forward-branch-opt-with-branch-with-immediates_32_ult.ll
[RISCV] SFB with Immediates to QC.MVccI (#186555)
2026-03-19 09:51:38 -07:00
short-forward-branch-opt-with-branch-with-immediates_48_eq.ll
[RISCV] Add codegen patterns to support short forward branches with immediates (#185643)
2026-03-13 16:55:39 -07:00
short-forward-branch-opt-with-branch-with-immediates_48_ne.ll
[RISCV] Add codegen patterns to support short forward branches with immediates (#185643)
2026-03-13 16:55:39 -07:00
short-forward-branch-opt-with-branch-with-immediates_48_sge.ll
[RISCV] Add codegen patterns to support short forward branches with immediates (#185643)
2026-03-13 16:55:39 -07:00
short-forward-branch-opt-with-branch-with-immediates_48_slt.ll
[RISCV] Add codegen patterns to support short forward branches with immediates (#185643)
2026-03-13 16:55:39 -07:00
short-forward-branch-opt-with-branch-with-immediates_48_uge.ll
[RISCV] Add codegen patterns to support short forward branches with immediates (#185643)
2026-03-13 16:55:39 -07:00
short-forward-branch-opt-with-branch-with-immediates_48_ult.ll
[RISCV] Add codegen patterns to support short forward branches with immediates (#185643)
2026-03-13 16:55:39 -07:00
short-forward-branch-opt.ll
[RISCV] Use BufferSize = 0 for ProcResGroup in SiFive7 scheduling models (#194754)
2026-04-29 09:02:33 -07:00
shrinkwrap-jump-table.ll
…
shrinkwrap.ll
…
sifive7-enable-intervals.mir
[RISCV] Use BufferSize = 0 for ProcResGroup in SiFive7 scheduling models (#194754)
2026-04-29 09:02:33 -07:00
sifive-interrupt-attr-err.ll
…
sifive-interrupt-attr.ll
…
signbit-test.ll
…
signed-truncation-check.ll
…
simplify-condbr.ll
…
sincos-expansion.ll
…
sink-and-fold-crash.mir
…
sink-icmp.ll
…
spacemitx60-sched-copy.mir
[RISCV] Print MIR comments for AVL and VEC_RM operands (#179542)
2026-02-03 22:11:22 +00:00
spacemitx60-stack-reorder.ll
[RISCV] Add TunePreferAscendingLoadStore for SpacemiT X60 LD/ST fusion (#186967)
2026-03-26 14:02:11 +08:00
spill-fill-fold.ll
…
spill-fpr-scalar.ll
…
split-offsets.ll
…
split-sp-adjust.ll
…
split-store.ll
…
split-udiv-by-constant.ll
[TargetLowering] Support larger divisors in expandDIVREMByConstant. (#191119)
2026-04-12 22:57:39 -07:00
split-urem-by-constant.ll
[TargetLowering] Support larger divisors in expandDIVREMByConstant. (#191119)
2026-04-12 22:57:39 -07:00
sra-xor-sra.ll
…
srem-lkk.ll
…
srem-seteq-illegal-types.ll
…
srem-vector-lkk.ll
…
srem.ll
…
srodata.ll
…
ssub_sat_plus.ll
[SelectionDAG] Change SSUBO to do (LHS < RHS) XOR (RESULT < 0) (#191747)
2026-04-22 18:03:33 +01:00
ssub_sat.ll
[SelectionDAG] Change SSUBO to do (LHS < RHS) XOR (RESULT < 0) (#191747)
2026-04-22 18:03:33 +01:00
stack-clash-prologue-nounwind.ll
…
stack-clash-prologue.ll
[RISCV] Use unsigned comparison for stack clash probing loop (#192485)
2026-04-16 12:34:49 -07:00
stack-folding.ll
…
stack-guard-global.ll
…
stack-guard-tls.ll
…
stack-inst-compress.mir
…
stack-offset.ll
…
stack-probing-frame-setup.mir
…
stack-protector-target.ll
…
stack-realignment-with-variable-sized-objects.ll
…
stack-realignment.ll
…
stack-slot-coloring.mir
…
stack-slot-size.ll
…
stack-store-check.ll
…
subtarget-features-std-ext.ll
…
switch-width.ll
…
tagged-globals.ll
…
tail-calls.ll
[RISCV] Generate landing pad based on cf-protection-branch flag only (#179960)
2026-04-16 15:27:59 +00:00
target-abi-invalid.ll
…
target-abi-valid.ll
…
thread-pointer.ll
…
tls-models.ll
[llvm][RISCV] precommit test update via UTC (#179508)
2026-02-03 11:11:42 -08:00
tlsdesc-symbol.ll
…
trunc-free.ll
…
trunc-nsw-nuw.ll
…
twoaddr-tied.mir
[TwoAddressInstruction] Iterate through tied regs when analyzing revcopy (#179940)
2026-02-16 11:54:26 +03:00
typepromotion-overflow.ll
…
uadd_sat_plus.ll
…
uadd_sat.ll
…
ucmp.ll
…
udiv-const-optimization.ll
[SelectionDAG] Optimize 32-bit udiv with 33-bit magic constants on 64-bit targets (#181288)
2026-03-06 15:18:34 -08:00
umulo-128-legalisation-lowering.ll
…
unaligned-load-store.ll
…
unfold-masked-merge-scalar-variablemask.ll
…
unroll-loop-cse.ll
…
urem-lkk.ll
[TargetLowering] In expandDIVREMByConstant, combine shift by trailing zeros with chunk shifts. (#188086)
2026-03-24 07:57:58 -07:00
urem-seteq-illegal-types.ll
…
urem-vector-lkk.ll
[LegalizeTypes] Expand UDIV/UREM by constant via chunk summation (#146238)
2026-03-19 17:58:54 +05:30
urem.ll
…
usub_sat_plus.ll
…
usub_sat.ll
…
vararg-ilp32e.ll
…
vararg.ll
…
varargs-with-fp-and-second-adj.ll
…
vector-abi.ll
…
vector-tuple-zeroinitializer.ll
…
verify-instr.mir
…
vlenb.ll
…
vmadd-reassociate.ll
…
vscale-demanded-bits.ll
…
wide-mem.ll
…
wide-scalar-shift-by-byte-multiple-legalization.ll
…
wide-scalar-shift-legalization.ll
…
xaluo.ll
[SelectionDAG] Change SSUBO to do (LHS < RHS) XOR (RESULT < 0) (#191747)
2026-04-22 18:03:33 +01:00
xandesbfhcvt.ll
llvm: Convert some assorted lit tests to opaque pointers (#174564)
2026-01-06 11:41:27 +00:00
xandesperf-redundant-copy-elim.ll
[RISCV] Add support for XAndesPerf branch on immediate in RISCVRedundantCopyElimination (#174706)
2026-01-08 08:38:34 +08:00
xcvalu.ll
…
xcvbi.ll
…
xcvbitmanip.ll
…
xcvelw.ll
…
xcvmac.ll
…
xcvmem-heuristic.ll
…
xcvmem.ll
[RISCV] Use signed target constants for XCVmem post-inc loads (#189276)
2026-04-07 14:19:13 -07:00
xmips-cbop.ll
…
xmips-exectl.ll
…
xqccmp_mvas_mvsa.mir
[RISCV] Mark Xqccmp as not experimental (#175066)
2026-01-10 07:50:29 -08:00
xqccmp-additional-stack.ll
[RISCV] Mark Xqccmp as not experimental (#175066)
2026-01-10 07:50:29 -08:00
xqccmp-callee-saved-gprs.ll
[RISCV] Mark Xqccmp as not experimental (#175066)
2026-01-10 07:50:29 -08:00
xqccmp-cm-popretz.mir
[RISCV] Force a frame pointer when the max reserved call frame exceeds simm12. (#182124)
2026-02-18 16:42:40 -08:00
xqccmp-cm-push-pop.mir
[RISCV] Force a frame pointer when the max reserved call frame exceeds simm12. (#182124)
2026-02-18 16:42:40 -08:00
xqccmp-push-pop-popret.ll
[RISCV] Mark Xqccmp as not experimental (#175066)
2026-01-10 07:50:29 -08:00
xqccmp-with-float.ll
[RISCV] Mark Xqccmp as not experimental (#175066)
2026-01-10 07:50:29 -08:00
xqcia.ll
[SelectionDAG] Change SSUBO to do (LHS < RHS) XOR (RESULT < 0) (#191747)
2026-04-22 18:03:33 +01:00
xqciac.ll
[RISCV] Lower (select c, y, 0) -> (qc.muliadd c, y-1) (#190323)
2026-04-08 07:44:24 +05:30
xqcibi-redundant-copy-elim.ll
[RISCV] Simplify testcases in xqcibi-redundant-copy-elim.ll. NFC. (#174695)
2026-01-08 08:38:17 +08:00
xqcibi.ll
…
xqcibm-cto-clo-brev.ll
…
xqcibm-extract.ll
…
xqcibm-insbi.ll
…
xqcibm-insert.ll
[RISCV] Run combineOrToBitfieldInsert after DAG legalize (#177830)
2026-01-26 15:43:00 +05:30
xqcibm-regalloc-hints.ll
…
xqcicli.ll
…
xqcicm.ll
…
xqcics.ll
…
xqcilia.ll
…
xqcilo.ll
llvm: Convert some assorted lit tests to opaque pointers (#174564)
2026-01-06 11:41:27 +00:00
xqcilsm-lwmi-swmi-multiple.mir
[RISCV] Move unpaired instruction back in RISCVLoadStoreOptimizer (#189912)
2026-04-02 09:18:58 +05:30
xqcilsm-lwmi-swmi.mir
[RISCV] Improve load/store pairing for Xqcilsm instructions in RISCVLoadStoreOptimizer (#174612)
2026-01-07 07:01:58 +05:30
xqcilsm-memset.ll
[RISCV] Generate Xqcilsm multi-word load/store instructions for three or more words (#174789)
2026-01-08 12:53:33 +05:30
xqcisls-merge-base-offset-shladd.ll
[RISCV] Fold shladd into Xqcisls scaled load/store in RISCVMergeBaseOffset (#182221)
2026-02-21 15:36:36 +05:30
xqcisls.ll
[DAG] ComputeKnownBits - set low bit to zero for ADD(X,X) (#186461)
2026-03-23 16:10:36 +00:00
xray-attribute-instrumentation.ll
…
xtheadfmemidx.ll
…
xtheadmac.ll
…
xtheadmemidx.ll
[DAG] ComputeKnownBits - set low bit to zero for ADD(X,X) (#186461)
2026-03-23 16:10:36 +00:00
xtheadmempair.ll
…
zalasr-offset-folding.ll
[RISCV]Remove experimental from Zalasr (#177120)
2026-01-22 17:30:38 +08:00
zbb-cmp-combine.ll
…
zbb-logic-neg-imm.ll
…
zcb-regalloc-hints.ll
…
zcmp-additional-stack.ll
…
zcmp-cm-popretz.mir
[RISCV] Force a frame pointer when the max reserved call frame exceeds simm12. (#182124)
2026-02-18 16:42:40 -08:00
zcmp-cm-push-pop.mir
[RISCV] Force a frame pointer when the max reserved call frame exceeds simm12. (#182124)
2026-02-18 16:42:40 -08:00
zcmp-prolog-epilog-crash.mir
…
zcmp-with-float.ll
…
zdinx-asm-constraint.ll
…
zdinx-boundary-check.ll
…
zdinx-large-spill.mir
…
zdinx-memoperand.ll
…
zdinx-spill.ll
[AMDGPU][NFC] Update MIR tests to use symbolic INLINEASM operands (#186839)
2026-04-17 12:23:56 +01:00
zext-with-load-is-free.ll
…
zfh-half-intrinsics-strict.ll
…
zfh-half-intrinsics.ll
…
zfhmin-half-intrinsics-strict.ll
…
zfhmin-half-intrinsics.ll
…
zfhmin-imm.ll
…
zibi.ll
[RISCV] Add support for Zibi experimental extension in RISCVRedundantCopyElimination (#174920)
2026-01-09 14:00:53 +08:00
zicfilp-indirect-branch.ll
[RISCV] Generate landing pad based on cf-protection-branch flag only (#179960)
2026-04-16 15:27:59 +00:00
zicond-fp-select-zfinx.ll
[RISCV] Enhance RISCVMoveMerger for GPRPair Moves on RV32 #180831 (#182416)
2026-02-25 14:42:35 -08:00
zicond-opts.ll
…
zilsd-ldst-opt-postra.mir
…
zilsd-ldst-opt-prera.mir
[llvm][RISCV] Make X0 register pair legal in pre-ra pass (#169164)
2026-01-21 14:13:44 +08:00
zilsd-regalloc-hints.mir
…
zilsd-spill.ll
[AMDGPU][NFC] Update MIR tests to use symbolic INLINEASM operands (#186839)
2026-04-17 12:23:56 +01:00
zilsd.ll
[llvm][RISCV] Make X0 register pair legal in pre-ra pass (#169164)
2026-01-21 14:13:44 +08:00
zmmul.ll
…