Doomhowl-Interactive/llvm-project
0
0
Fork 0
Code Issues Pull Requests Actions 5 Packages Projects Releases Wiki Activity
Files
main
llvm-project/llvm/test/CodeGen/AMDGPU/GlobalISel
History
Mahmoud Naderi 2d8f233b30 [AMDGPU][GlobalISel] Add RegBankLegalize rules for amdgcn_sqrt (#194231) 
The new rule matches the existing uniform/divergent behavior used for
pseudo-scalar transcendental intrinsics

issue #192497
2026-04-30 13:24:55 +00:00
..
add_shl.ll
…
add.ll
[AMDGPU][True16] turn on true16 for gfx12 (#187514)
2026-03-25 17:25:56 -04:00
add.v2i16.ll
[AMDGPU][GlobalISel] Switch tests to new reg-bank-select and refresh checks (#186506)
2026-03-17 20:53:09 +00:00
add.vni16.ll
…
addo.ll
[AMDGPU] Add known bits for G_AMDGPU_COPY_SCC_VCC (#180560)
2026-02-11 09:06:28 -08:00
addsubu64.ll
…
amdgpu-irtranslator.ll
…
amdgpu-prelegalizer-combiner-crash.mir
…
and.ll
…
andn2.i1.ll
…
andn2.ll
[AMDGPU] Remove implicit super-reg defs on mov64 pseudos (#190379)
2026-04-06 21:11:06 +00:00
artifact-combiner-anyext.mir
…
artifact-combiner-asserts.ll
…
artifact-combiner-build-vector.mir
…
artifact-combiner-concat-vectors.mir
…
artifact-combiner-cse-leaves-dead-cast.mir
…
artifact-combiner-extract.mir
AMDGPU/GlobalISel: Lower G_EXTRACT/INSERT in legalizer (#181036)
2026-03-12 10:03:44 -07:00
artifact-combiner-sext.mir
…
artifact-combiner-trunc.mir
…
artifact-combiner-unmerge-values.mir
…
artifact-combiner-zext.mir
…
ashr.ll
AMDGPU: Change ABI of 16-bit element vectors on gfx6/7 (#175781)
2026-01-22 17:24:29 +01:00
assert-align.ll
[AMDGPU][GISel] Add RegbankLegalize Rules for G_ASSERT_ALIGN (#182353)
2026-02-19 12:30:31 -08:00
atomic_load_flat.ll
AMDGPU: Change ABI of 16-bit element vectors on gfx6/7 (#175781)
2026-01-22 17:24:29 +01:00
atomic_load_global.ll
AMDGPU: Change ABI of 16-bit element vectors on gfx6/7 (#175781)
2026-01-22 17:24:29 +01:00
atomic_load_local_2.ll
AMDGPU: Change ABI of 16-bit element vectors on gfx6/7 (#175781)
2026-01-22 17:24:29 +01:00
atomic_load_local.ll
…
atomic_optimizations_mul_one.ll
…
atomic_store_local.ll
…
atomicrmw_fmax.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for atomic fmin/fmax (#182824)
2026-03-17 14:06:29 +00:00
atomicrmw_fmin.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for atomic fmin/fmax (#182824)
2026-03-17 14:06:29 +00:00
atomicrmw_minmax.ll
[AMDGPU] Remove implicit super-reg defs on mov64 pseudos (#190379)
2026-04-06 21:11:06 +00:00
atomicrmw_udec_wrap.ll
[AMDGPU] Remove implicit super-reg defs on mov64 pseudos (#190379)
2026-04-06 21:11:06 +00:00
atomicrmw_uinc_wrap.ll
[AMDGPU] Remove implicit super-reg defs on mov64 pseudos (#190379)
2026-04-06 21:11:06 +00:00
atomicrmw-add-sub.ll
[AMDGPU] Add legalization rules for atomic ops (#175253)
2026-01-16 23:01:24 -05:00
atomicrmw-and.ll
[AMDGPU] Add legalization rules for atomic ops (#175253)
2026-01-16 23:01:24 -05:00
atomicrmw-fmin-fmax.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for atomic fmin/fmax (#182824)
2026-03-17 14:06:29 +00:00
atomicrmw-or.ll
[AMDGPU] Add legalization rules for atomic ops (#175253)
2026-01-16 23:01:24 -05:00
atomicrmw-xchg.ll
[AMDGPU] Add legalization rules for atomic ops (#175253)
2026-01-16 23:01:24 -05:00
atomicrmw-xor.ll
[AMDGPU] Add legalization rules for atomic ops (#175253)
2026-01-16 23:01:24 -05:00
bitcast_38_i16.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
bool-legalization.ll
…
br-constant-invalid-sgpr-copy.ll
…
bswap.ll
AMDGPU/GlobalISel: RegBankLegalize rules for bswap, cvt_ubyte, rcp (#187093)
2026-03-17 13:20:26 -07:00
buffer-atomic-fadd.f32-no-rtn.ll
[AMDGPU] Add legalization rules for G_AMDGPU_BUFFER_ATOMIC_FADD (#175258)
2026-02-20 11:30:05 +00:00
buffer-atomic-fadd.f32-rtn.ll
[AMDGPU] Add legalization rules for G_AMDGPU_BUFFER_ATOMIC_FADD (#175258)
2026-02-20 11:30:05 +00:00
buffer-atomic-fadd.f64.ll
[AMDGPU] Add legalization rules for G_AMDGPU_BUFFER_ATOMIC_FADD (#175258)
2026-02-20 11:30:05 +00:00
buffer-atomic-fadd.v2f16-no-rtn.ll
[AMDGPU] Add legalization rules for G_AMDGPU_BUFFER_ATOMIC_FADD (#175258)
2026-02-20 11:30:05 +00:00
buffer-atomic-fadd.v2f16-rtn.ll
[AMDGPU] Add legalization rules for G_AMDGPU_BUFFER_ATOMIC_FADD (#175258)
2026-02-20 11:30:05 +00:00
buffer-load-byte-short.ll
…
buffer-load-store-pointers.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for buffer store variants (#178488)
2026-01-29 10:39:35 -08:00
buffer-schedule.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for buffer store variants (#178488)
2026-01-29 10:39:35 -08:00
bug_shuffle_vector_to_scalar.ll
[NFC][AMDGPU] Use zeroinitializer instead of null for ptr addrspace(2/3/5) in AMDGPU tests (#181710)
2026-02-17 18:46:18 -05:00
bug-legalization-artifact-combiner-dead-def.ll
…
bug-legalization-artifact-combiner-dead-def.mir
…
call-outgoing-stack-args.ll
[AMDGPU] Remove implicit super-reg defs on mov64 pseudos (#190379)
2026-04-06 21:11:06 +00:00
clamp-fmed3-const-combine.ll
[AMDGPU] Codegen for min/max instructions for gfx1170 (#185625)
2026-03-12 12:32:56 +01:00
clamp-minmax-const-combine.ll
[GISel] Use GISelValueTracking in isKnownNeverNaN (#190542)
2026-04-13 13:42:12 +00:00
combine-add-nullptr.mir
…
combine-add-to-ptradd.mir
…
combine-amdgpu-cvt-f32-ubyte.mir
…
combine-ashr-narrow.mir
…
combine-binop-s64-with-s32-mask.mir
…
combine-ext-legalizer.mir
…
combine-extract-vector-load.mir
…
combine-fabs-fneg.mir
…
combine-fcanonicalize.mir
…
combine-fdiv-sqrt-to-rsq.mir
…
combine-fma-add-ext-fma.ll
[LLVM] Select fma_mix for v_cvt_f32_f16 and v_add_f32/v_mul_f32 (#160151)
2026-02-05 11:51:25 +01:00
combine-fma-add-ext-mul.ll
[LLVM] Select fma_mix for v_cvt_f32_f16 and v_add_f32/v_mul_f32 (#160151)
2026-02-05 11:51:25 +01:00
combine-fma-add-fma-mul.ll
…
combine-fma-add-mul-post-legalize.mir
…
combine-fma-add-mul-pre-legalize.mir
…
combine-fma-add-mul.ll
…
combine-fma-sub-ext-mul.ll
[AMDGPU] Fix and simplify patterns selecting fsub to v_fma_mix_f32 (#180169)
2026-02-06 14:39:13 +00:00
combine-fma-sub-ext-neg-mul.ll
[AMDGPU] Fix and simplify patterns selecting fsub to v_fma_mix_f32 (#180169)
2026-02-06 14:39:13 +00:00
combine-fma-sub-mul.ll
…
combine-fma-sub-neg-mul.ll
…
combine-fma-unmerge-values.mir
…
combine-fold-binop-into-select.mir
…
combine-foldable-fneg.mir
…
combine-fpneg-one-fneg.mir
…
combine-fsh.mir
…
combine-fsub-fneg.mir
…
combine-itofp.mir
…
combine-lshr-narrow.mir
…
combine-or-redundant.mir
…
combine-or-s64-s32.mir
…
combine-redundant-and.mir
…
combine-redundant-neg.mir
…
combine-redundant-sext-inreg.mir
…
combine-rot.mir
…
combine-rsq.ll
…
combine-rsq.mir
…
combine-sext-inreg.mir
…
combine-sext-trunc-sextinreg.mir
…
combine-shift-amount-zext.mir
…
combine-shift-imm-chain-illegal-types.mir
…
combine-shift-imm-chain-shlsat.mir
…
combine-shift-imm-chain.ll
…
combine-shift-of-shifted-logic-shlsat.mir
…
combine-shift-of-shifted-logic.ll
…
combine-shifts.mir
…
combine-shl-from-extend-narrow.postlegal.mir
[GlobalISel] Rewrite binop_left_to_zero using MIR Patterns (#177924)
2026-01-29 18:28:34 +00:00
combine-shl-from-extend-narrow.prelegal.mir
…
combine-shl-narrow.mir
…
combine-short-clamp.ll
AMDGPU: Use SmallSet for VOPD scalar reg tracking (#190650)
2026-04-07 12:57:45 +02:00
combine-trunc-sext.mir
…
combine-trunc-shift.mir
…
combine-urem-pow-2.mir
…
combine-zext-trunc.mir
…
combiner-crash.ll
…
compute-num-sign-bits-med3.mir
…
constant-bus-restriction.ll
AMDGPU/GlobalISel: RegBankLegalize rules for div_fmas/fixup/scale (#188305)
2026-03-27 10:10:09 -07:00
crash-stack-address-O0.ll
…
cvt_f32_ubyte.ll
[AMDGPU] Remove implicit super-reg defs on mov64 pseudos (#190379)
2026-04-06 21:11:06 +00:00
dereferenceable-declaration.ll
…
divergence-divergent-i1-phis-no-lane-mask-merging.ll
[AMDGPU] Change isSingleLaneExecution to account for WWM enabling lanes even if there's only one workitem (#188316)
2026-04-06 12:51:46 -04:00
divergence-divergent-i1-phis-no-lane-mask-merging.mir
…
divergence-divergent-i1-used-outside-loop.ll
…
divergence-divergent-i1-used-outside-loop.mir
[MachineSSAUpdater][AMDGPU] Add faster version of MachineSSAUpdater class. (#145722)
2026-04-24 13:25:51 +02:00
divergence-structurizer.ll
…
divergence-structurizer.mir
[MachineSSAUpdater][AMDGPU] Add faster version of MachineSSAUpdater class. (#145722)
2026-04-24 13:25:51 +02:00
divergence-temporal-divergent-i1.ll
…
divergence-temporal-divergent-i1.mir
…
divergence-temporal-divergent-reg.ll
…
divergence-temporal-divergent-reg.mir
…
divergent-control-flow.ll
AMDGPU/GlobalISel: Regbanklegalize rules for G_PHI (#179735)
2026-03-06 14:01:50 +01:00
dropped_debug_info_assert.ll
…
dummy-target.ll
AMDGPU: Change ABI of 16-bit element vectors on gfx6/7 (#175781)
2026-01-22 17:24:29 +01:00
dynamic-alloca-uniform.ll
…
extractelement-stack-lower.ll
…
extractelement.i8.ll
…
extractelement.i16.ll
…
extractelement.i128.ll
…
extractelement.ll
[AMDGPU] Remove implicit super-reg defs on mov64 pseudos (#190379)
2026-04-06 21:11:06 +00:00
fabs.ll
…
fadd.ll
…
fcmp.ll
[AMDGPU][True16] turn on true16 for gfx12 (#187514)
2026-03-25 17:25:56 -04:00
fdiv.f16.ll
[AMDGPU] Use WriteSALUDummy for v_div_scale* (#191670)
2026-04-13 09:42:16 -07:00
fdiv.f32.ll
[AMDGPU] Use WriteSALUDummy for v_div_scale* (#191670)
2026-04-13 09:42:16 -07:00
fdiv.f64.ll
AMDGPU: Skip last corrections in afn f64 reciprocal (#183696)
2026-04-22 21:59:45 +01:00
flat-atomic-fadd.f32.ll
[AMDGPU] Add legalization rules for G_ATOMICRMW_FADD (#175257)
2026-02-09 15:37:27 +00:00
flat-atomic-fadd.f64.ll
[AMDGPU] Add legalization rules for G_ATOMICRMW_FADD (#175257)
2026-02-09 15:37:27 +00:00
flat-atomic-fadd.v2f16.ll
[AMDGPU] Add legalization rules for G_ATOMICRMW_FADD (#175257)
2026-02-09 15:37:27 +00:00
flat-scratch-init.gfx.ll
…
flat-scratch-init.ll
…
flat-scratch.ll
[AMDGPU] Remove implicit super-reg defs on mov64 pseudos (#190379)
2026-04-06 21:11:06 +00:00
floor.f64.ll
…
fma.ll
[AMDGPU][True16] turn on true16 for gfx12 (#187514)
2026-03-25 17:25:56 -04:00
fmad.ll
…
fmamix-constant-bus-violation.ll
IR: Promote "denormal-fp-math" to a first class attribute (#174293)
2026-02-05 13:31:26 +00:00
fmamix-constant-bus-violation.mir
…
fmax_legacy.ll
[AMDGPU] Add known bits for G_AMDGPU_COPY_SCC_VCC (#180560)
2026-02-11 09:06:28 -08:00
fmed3-min-max-const-combine.ll
[GISel] Use GISelValueTracking in isKnownNeverNaN (#190542)
2026-04-13 13:42:12 +00:00
fmed3.ll
[AMDGPU][True16] turn on true16 for gfx12 (#187514)
2026-03-25 17:25:56 -04:00
fmin_legacy.ll
[AMDGPU] Add known bits for G_AMDGPU_COPY_SCC_VCC (#180560)
2026-02-11 09:06:28 -08:00
fmul.ll
…
fmul.v2f16.ll
…
fneg.ll
…
fp64-atomics-gfx90a.ll
[AMDGPU] Regenerate codegen tests to check extra stuff at end of line (#187325)
2026-03-18 20:00:08 +00:00
fp-atomics-gfx942.ll
[AMDGPU] Add legalization rules for G_ATOMICRMW_FADD (#175257)
2026-02-09 15:37:27 +00:00
fp-int-conversions.ll
[AMDGPU][True16] turn on true16 for gfx12 (#187514)
2026-03-25 17:25:56 -04:00
fpext.ll
AMDGPU/GlobalISel: Regbanklegalize rules for G_UNMERGE_VALUES (#171653)
2026-02-02 17:55:42 +01:00
fpow.ll
AMDGPU: Change ABI of 16-bit element vectors on gfx6/7 (#175781)
2026-01-22 17:24:29 +01:00
fptrunc.ll
[AMDGPU] Regenerate codegen tests to check extra stuff at end of line (#187325)
2026-03-18 20:00:08 +00:00
frem.ll
[AMDGPU] Remove implicit super-reg defs on mov64 pseudos (#190379)
2026-04-06 21:11:06 +00:00
fshl.ll
[GlobalISel] Add G_FSHL and G_FSHR to computeKnownBits (#191260)
2026-04-27 18:44:43 +00:00
fshr-new-regbank-select.ll
…
fshr.ll
[GlobalISel] Add G_FSHL and G_FSHR to computeKnownBits (#191260)
2026-04-27 18:44:43 +00:00
fsub.ll
…
function-returns.ll
…
function-returns.v2i65.ll
…
global-atomic-fadd.f32-no-rtn.ll
…
global-atomic-fadd.f32-rtn.ll
…
global-atomic-fadd.f64.ll
…
global-atomic-fadd.v2f16-no-rtn.ll
[AMDGPU] Add legalization rules for G_ATOMICRMW_FADD (#175257)
2026-02-09 15:37:27 +00:00
global-atomic-fadd.v2f16-rtn.ll
[AMDGPU] Add legalization rules for G_ATOMICRMW_FADD (#175257)
2026-02-09 15:37:27 +00:00
global-value-addrspaces.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for buffer store variants (#178488)
2026-01-29 10:39:35 -08:00
global-value.illegal.ll
…
global-value.ll
AMDGPU/GlobalISel: Lower G_EXTRACT/INSERT in legalizer (#181036)
2026-03-12 10:03:44 -07:00
hip.extern.shared.array.ll
…
i1-copy.ll
[AMDGPU] Add missing comma between export target and first export data (#181641)
2026-02-17 09:24:34 +01:00
icmp.ll
[AMDGPU][True16] turn on true16 for gfx12 (#187514)
2026-03-25 17:25:56 -04:00
image-waterfall-loop-O0.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
implicit-kernarg-backend-usage-global-isel.ll
[AMDGPU] Add regbankselect rules for G_ICMP/G_FCMP (#172048)
2026-01-14 12:37:16 -05:00
inline-asm-mismatched-size.ll
[AMDGPU][NFC] Update MIR tests to use symbolic INLINEASM operands (#186839)
2026-04-17 12:23:56 +01:00
inline-asm.ll
…
insertelement-stack-lower.ll
…
insertelement.i8.ll
AMDGPU/GlobalISel: RegBankLegalize rules for G_INSERT_VECTOR_ELT (#191296)
2026-04-15 09:13:31 -07:00
insertelement.i16.ll
AMDGPU/GlobalISel: RegBankLegalize rules for G_INSERT_VECTOR_ELT (#191296)
2026-04-15 09:13:31 -07:00
insertelement.large.ll
…
insertelement.ll
AMDGPU/GlobalISel: RegBankLegalize rules for G_INSERT_VECTOR_ELT (#191296)
2026-04-15 09:13:31 -07:00
inst-select-abs.mir
…
inst-select-add.mir
…
inst-select-add.s16.mir
…
inst-select-amdgcn.class.mir
…
inst-select-amdgcn.class.s16.mir
…
inst-select-amdgcn.cos.mir
…
inst-select-amdgcn.cos.s16.mir
…
inst-select-amdgcn.cvt.pk.i16.mir
…
inst-select-amdgcn.cvt.pk.u16.mir
…
inst-select-amdgcn.cvt.pknorm.i16.mir
…
inst-select-amdgcn.cvt.pknorm.u16.mir
…
inst-select-amdgcn.cvt.pkrtz.mir
…
inst-select-amdgcn.ds.swizzle.mir
…
inst-select-amdgcn.exp.compr.mir
…
inst-select-amdgcn.exp.mir
…
inst-select-amdgcn.fcmp.constants.w32.mir
…
inst-select-amdgcn.fcmp.constants.w64.mir
…
inst-select-amdgcn.fmad.ftz.mir
…
inst-select-amdgcn.fmed3.mir
…
inst-select-amdgcn.fmed3.s16.mir
…
inst-select-amdgcn.fract.mir
…
inst-select-amdgcn.fract.s16.mir
…
inst-select-amdgcn.groupstaticsize.mir
…
inst-select-amdgcn.mbcnt.lo.mir
…
inst-select-amdgcn.mul.u24.mir
…
inst-select-amdgcn.mulhi.i24.mir
…
inst-select-amdgcn.mulhi.u24.mir
…
inst-select-amdgcn.rcp.legacy.mir
…
inst-select-amdgcn.rcp.mir
…
inst-select-amdgcn.rcp.s16.mir
…
inst-select-amdgcn.readfirstlane.mir
…
inst-select-amdgcn.reloc.constant.mir
…
inst-select-amdgcn.rsq.clamp.mir
…
inst-select-amdgcn.rsq.legacy.mir
…
inst-select-amdgcn.rsq.mir
…
inst-select-amdgcn.rsq.s16.mir
…
inst-select-amdgcn.s.barrier.mir
…
inst-select-amdgcn.s.sendmsg.mir
…
inst-select-amdgcn.sffbh.mir
…
inst-select-amdgcn.sin.mir
…
inst-select-amdgcn.sin.s16.mir
…
inst-select-amdgpu-atomic-cmpxchg-flat.mir
…
inst-select-amdgpu-atomic-cmpxchg-global.mir
…
inst-select-amdgpu-ffbh-u32.mir
…
inst-select-amdgpu-ffbl-b32.mir
…
inst-select-amdgpu-wave-address.mir
…
inst-select-and.mir
…
inst-select-anyext.mir
…
inst-select-ashr.mir
…
inst-select-ashr.s16.mir
…
inst-select-ashr.v2s16.mir
…
inst-select-atomic-cmpxchg-local.mir
…
inst-select-atomic-cmpxchg-region.mir
…
inst-select-atomicrmw-add-flat.mir
…
inst-select-atomicrmw-add-global.mir
…
inst-select-atomicrmw-fadd-local.mir
…
inst-select-atomicrmw-fadd-region.mir
…
inst-select-atomicrmw-xchg-local.mir
…
inst-select-atomicrmw-xchg-region.mir
…
inst-select-bitcast.mir
…
inst-select-bitreverse.mir
…
inst-select-br.mir
…
inst-select-brcond.mir
…
inst-select-bswap.mir
…
inst-select-build-vector-trunc.v2s16.mir
…
inst-select-build-vector.mir
…
inst-select-concat-vectors.mir
…
inst-select-constant.mir
…
inst-select-copy-scc-vcc.ll
[AMDGPU] Add known bits for G_AMDGPU_COPY_SCC_VCC (#180560)
2026-02-11 09:06:28 -08:00
inst-select-copy-scc-vcc.mir
…
inst-select-copy.mir
…
inst-select-ctlz-zero-undef.mir
…
inst-select-ctpop.mir
…
inst-select-cttz-zero-undef.mir
…
inst-select-extract-vector-elt.mir
…
inst-select-fabs.mir
…
inst-select-fadd.s16.mir
…
inst-select-fadd.s32.mir
…
inst-select-fadd.s64.mir
…
inst-select-fcanonicalize.mir
…
inst-select-fceil.mir
…
inst-select-fceil.s16.mir
…
inst-select-fcmp.mir
…
inst-select-fcmp.s16.gfx11plus-fake16.mir
…
inst-select-fcmp.s16.gfx11plus.mir
…
inst-select-fcmp.s16.mir
…
inst-select-fconstant.mir
…
inst-select-fexp2.mir
…
inst-select-ffloor.s16.mir
…
inst-select-ffloor.s32.mir
…
inst-select-ffloor.s64.mir
…
inst-select-fma.s32.mir
…
inst-select-fmad.s32.mir
…
inst-select-fmaxnum-ieee.mir
…
inst-select-fmaxnum-ieee.s16.mir
…
inst-select-fmaxnum-ieee.v2s16.mir
…
inst-select-fmaxnum.mir
…
inst-select-fmaxnum.s16.mir
…
inst-select-fmaxnum.v2s16.mir
…
inst-select-fminnum-ieee.mir
…
inst-select-fminnum-ieee.s16.mir
…
inst-select-fminnum-ieee.v2s16.mir
…
inst-select-fminnum.mir
…
inst-select-fminnum.s16.mir
…
inst-select-fminnum.v2s16.mir
…
inst-select-fmul.mir
…
inst-select-fmul.v2s16.mir
…
inst-select-fneg.mir
…
inst-select-fptosi.mir
…
inst-select-fptoui.mir
…
inst-select-fract.f64.mir
…
inst-select-frame-index.mir
…
inst-select-freeze.mir
…
inst-select-fshr.mir
…
inst-select-i1-copy.mir
…
inst-select-icmp.mir
…
inst-select-icmp.s16.mir
…
inst-select-icmp.s64.mir
…
inst-select-implicit-def.mir
…
inst-select-insert-vector-elt.mir
…
inst-select-intrinsic-trunc.mir
…
inst-select-intrinsic-trunc.s16.mir
…
inst-select-inttoptr.mir
…
inst-select-load-atomic-flat.mir
…
inst-select-load-atomic-global.mir
…
inst-select-load-atomic-local.mir
…
inst-select-load-constant.mir
…
inst-select-load-flat.mir
…
inst-select-load-global-old-legalization.mir
…
inst-select-load-global-saddr.mir
…
inst-select-load-global.mir
…
inst-select-load-global.s96.mir
…
inst-select-load-local-128.mir
…
inst-select-load-local.mir
…
inst-select-load-private.mir
…
inst-select-load-smrd.mir
…
inst-select-lshr.mir
…
inst-select-lshr.s16.mir
…
inst-select-lshr.v2s16.mir
…
inst-select-mad_64_32.mir
…
inst-select-merge-values.mir
…
inst-select-mul.mir
…
inst-select-or.mir
…
inst-select-pattern-add3.mir
…
inst-select-pattern-and-or.mir
…
inst-select-pattern-or3.mir
…
inst-select-pattern-smed3.mir
…
inst-select-pattern-smed3.s16.mir
…
inst-select-pattern-umed3.mir
…
inst-select-pattern-umed3.s16.mir
…
inst-select-pattern-xor3.mir
…
inst-select-phi.mir
…
inst-select-pseudo-scalar-transcendental.mir
…
inst-select-ptr-add.mir
…
inst-select-ptrmask.mir
…
inst-select-ptrtoint.mir
…
inst-select-returnaddress.mir
…
inst-select-sbfx.mir
…
inst-select-scalar-float-sop1.mir
…
inst-select-scalar-float-sop2.mir
…
inst-select-scalar-float-sopc.mir
…
inst-select-scalar-packed.xfail.mir
…
inst-select-select.mir
…
inst-select-sext-inreg.mir
…
inst-select-sext.mir
…
inst-select-sextload-local.mir
…
inst-select-shl.mir
…
inst-select-shl.s16.mir
…
inst-select-shl.v2s16.mir
…
inst-select-sitofp.mir
…
inst-select-smax-64.mir
AMDGPU: Avoid using -march in tests (#189285)
2026-03-29 21:31:59 +00:00
inst-select-smax.mir
…
inst-select-smin-64.mir
AMDGPU: Avoid using -march in tests (#189285)
2026-03-29 21:31:59 +00:00
inst-select-smin.mir
…
inst-select-smulh.mir
…
inst-select-stacksave-stackrestore.invalid.mir
…
inst-select-stacksave-stackrestore.mir
…
inst-select-store-atomic-flat.mir
…
inst-select-store-atomic-local.mir
…
inst-select-store-flat.mir
…
inst-select-store-global.mir
…
inst-select-store-global.s96.mir
…
inst-select-store-local.mir
…
inst-select-store-private.mir
…
inst-select-sub.mir
…
inst-select-trunc.mir
…
inst-select-trunc.v2s16.mir
…
inst-select-uadde.gfx10.mir
…
inst-select-uadde.mir
…
inst-select-uaddo.mir
…
inst-select-ubfx.mir
…
inst-select-uitofp.mir
…
inst-select-umax-64.mir
AMDGPU: Avoid using -march in tests (#189285)
2026-03-29 21:31:59 +00:00
inst-select-umax.mir
…
inst-select-umin-64.mir
AMDGPU: Avoid using -march in tests (#189285)
2026-03-29 21:31:59 +00:00
inst-select-umin.mir
…
inst-select-umulh.mir
…
inst-select-unmerge-values.mir
…
inst-select-usube.gfx10.mir
…
inst-select-usube.mir
…
inst-select-usubo.mir
…
inst-select-xor.mir
…
inst-select-zext.mir
…
inst-select-zextload-local.mir
…
irtranslate-bf16.ll
AMDGPU: Directly use v2bf16 as register type for bf16 vectors. (#175761)
2026-01-13 17:48:38 +01:00
irtranslator-amdgcn-cs-chain.ll
…
irtranslator-amdgcn-sendmsg.ll
…
irtranslator-amdgpu_kernel-system-sgprs.ll
…
irtranslator-amdgpu_kernel.ll
[NFC][AMDGPU] Use zeroinitializer instead of null for ptr addrspace(2/3/5) in AMDGPU tests (#181710)
2026-02-17 18:46:18 -05:00
irtranslator-amdgpu_ps.ll
…
irtranslator-amdgpu_vs.ll
…
irtranslator-assert-align.ll
…
irtranslator-atomicrmw.ll
…
irtranslator-call-abi-attribute-hints.ll
…
irtranslator-call-implicit-args.ll
…
irtranslator-call-non-fixed.ll
…
irtranslator-call-return-values.ll
…
irtranslator-call-sret.ll
…
irtranslator-call.ll
[AMDGPU] Fix caller/callee mismatch in SGPR assignment for inreg args (#182754)
2026-02-23 18:13:41 +00:00
irtranslator-constant-fold-vector-op.ll
…
irtranslator-constantexpr.ll
…
irtranslator-constrained-fp.ll
…
irtranslator-fast-math-flags.ll
…
irtranslator-fence.ll
…
irtranslator-fixed-function-abi-vgpr-args.ll
…
irtranslator-function-args.ll
[AMDGPU] Insert readfirstlane for uniform VGPR arguments (#178198)
2026-03-03 10:11:25 +08:00
irtranslator-function-args.v2i65.ll
…
irtranslator-getelementptr.ll
…
irtranslator-indirect-call.ll
…
irtranslator-inline-asm.ll
[AMDGPU][NFC] Update MIR tests to use symbolic INLINEASM operands (#186839)
2026-04-17 12:23:56 +01:00
irtranslator-invariant.ll
…
irtranslator-memory-intrinsics.ll
…
irtranslator-metadata.ll
…
irtranslator-non-integral-address-spaces-vectors.ll
…
irtranslator-non-integral-address-spaces.ll
…
irtranslator-prefetch.ll
…
irtranslator-ptrmask.ll
…
irtranslator-readnone-intrinsic-callsite.ll
…
irtranslator-sat.ll
…
irtranslator-sibling-call.ll
…
irtranslator-struct-return-intrinsics.ll
…
irtranslator-tail-call.ll
…
irtranslator-zext-vec-index.ll
…
is-safe-to-sink-bug.ll
…
known-bits-sbfe.mir
…
known-fpclass-phi.mir
[GISel] Use GISelValueTracking in isKnownNeverNaN (#190542)
2026-04-13 13:42:12 +00:00
knownbits-ptrtoint.mir
…
lds-global-value.ll
…
lds-misaligned-bug.ll
…
lds-relocs.ll
…
lds-zero-initializer.ll
…
legalize-abs.mir
…
legalize-add.mir
…
legalize-addrspacecast.mir
AMDGPU/GlobalISel: Lower G_EXTRACT/INSERT in legalizer (#181036)
2026-03-12 10:03:44 -07:00
legalize-amdgcn.if-invalid.mir
…
legalize-amdgcn.if.xfail.mir
…
legalize-amdgcn.rsq.clamp.mir
…
legalize-amdgcn.wavefrontsize.mir
…
legalize-amdgcn.workitem.id.mir
…
legalize-and.mir
AMDGPU/GlobalISel: Lower G_EXTRACT/INSERT in legalizer (#181036)
2026-03-12 10:03:44 -07:00
legalize-anyext.mir
…
legalize-ashr.mir
…
legalize-atomic-cmpxchg-with-success.mir
…
legalize-atomic-cmpxchg.mir
…
legalize-atomicrmw-add.mir
…
legalize-atomicrmw-and.mir
…
legalize-atomicrmw-fadd-global.mir
…
legalize-atomicrmw-fadd-local.mir
…
legalize-atomicrmw-max.mir
…
legalize-atomicrmw-min.mir
…
legalize-atomicrmw-nand.mir
…
legalize-atomicrmw-or.mir
…
legalize-atomicrmw-sub.mir
…
legalize-atomicrmw-umax.mir
…
legalize-atomicrmw-umin.mir
…
legalize-atomicrmw-xchg-flat.mir
…
legalize-atomicrmw-xchg.mir
…
legalize-atomicrmw-xor.mir
…
legalize-bitcast.mir
…
legalize-bitreverse.mir
…
legalize-block-addr.mir
…
legalize-brcond.mir
…
legalize-bswap.mir
…
legalize-build-vector-splat.mir
…
legalize-build-vector-trunc.mir
…
legalize-build-vector.mir
…
legalize-build-vector.s16.mir
…
legalize-concat-vectors.mir
…
legalize-constant.mir
…
legalize-ctls.mir
[AMDGPU] Remove AMDGPUISD::FFBH_I32 and add ISD::CTLS lowering (#187694)
2026-03-26 16:14:34 +01:00
legalize-ctlz-zero-undef.mir
[GlobalIsel] Use aext in ctlz_zero_undef widenScalar expansion (#181506)
2026-02-18 21:38:17 -08:00
legalize-ctlz.mir
[GISel] Keep non-negative info in SUB(CTLZ) (#189314)
2026-03-30 22:10:47 +02:00
legalize-ctpop.mir
…
legalize-cttz-zero-undef.mir
[GISel] handle CTTZ in computeKnownBits (#181474)
2026-02-15 15:43:05 -08:00
legalize-cttz.mir
[GISel] handle CTTZ in computeKnownBits (#181474)
2026-02-15 15:43:05 -08:00
legalize-divrem.mir
…
legalize-extract-vector-elt.mir
…
legalize-extract.mir
AMDGPU/GlobalISel: Lower G_EXTRACT/INSERT in legalizer (#181036)
2026-03-12 10:03:44 -07:00
legalize-extractelement-crash.mir
…
legalize-fabs.mir
…
legalize-fadd.mir
…
legalize-fcanonicalize.mir
…
legalize-fceil.mir
…
legalize-fcmp-s32.mir
…
legalize-fcmp.mir
…
legalize-fconstant.mir
…
legalize-fcopysign.mir
…
legalize-fcos.mir
…
legalize-fdiv.mir
…
legalize-fexp2.mir
…
legalize-fexp.mir
…
legalize-ffloor.mir
…
legalize-flog2.mir
…
legalize-flog10.mir
…
legalize-flog.mir
…
legalize-fma.mir
…
legalize-fmad.s16.mir
…
legalize-fmad.s32.mir
…
legalize-fmad.s64.mir
…
legalize-fmaximum.mir
…
legalize-fmaxnum.mir
[GISel] Use GISelValueTracking in isKnownNeverNaN (#190542)
2026-04-13 13:42:12 +00:00
legalize-fminimum.mir
…
legalize-fminnum.mir
[GISel] Use GISelValueTracking in isKnownNeverNaN (#190542)
2026-04-13 13:42:12 +00:00
legalize-fmul.mir
…
legalize-fneg.mir
…
legalize-fpext.mir
…
legalize-fpow.mir
…
legalize-fpowi.mir
…
legalize-fptosi.mir
…
legalize-fptoui.mir
…
legalize-fptrunc.mir
…
legalize-freeze.mir
…
legalize-fshl.mir
…
legalize-fshr.mir
…
legalize-fsin.mir
…
legalize-fsqrt.mir
AMDGPU: Improve fsqrt f64 expansion with ninf (#183695)
2026-03-27 22:25:32 +01:00
legalize-fsub.mir
…
legalize-icmp.mir
…
legalize-implicit-def-s1025.mir
…
legalize-implicit-def.mir
AMDGPU/GlobalISel: Lower G_EXTRACT/INSERT in legalizer (#181036)
2026-03-12 10:03:44 -07:00
legalize-insert-vector-elt.mir
…
legalize-insert.mir
AMDGPU/GlobalISel: Lower G_EXTRACT/INSERT in legalizer (#181036)
2026-03-12 10:03:44 -07:00
legalize-intrinsic-amdgcn-fdiv-fast.mir
…
legalize-intrinsic-round.mir
…
legalize-intrinsic-trunc.mir
…
legalize-inttoptr.mir
…
legalize-jump-table.mir
…
legalize-llvm.amdgcn.image.atomic.dim.a16.ll
…
legalize-llvm.amdgcn.image.dim.a16.ll
…
legalize-llvm.amdgcn.image.load.2d.d16.ll
…
legalize-llvm.amdgcn.image.load.2d.ll
…
legalize-llvm.amdgcn.image.load.2darraymsaa.ll
…
legalize-llvm.amdgcn.image.load.3d.ll
…
legalize-llvm.amdgcn.image.sample.a16.ll
…
legalize-llvm.amdgcn.image.sample.d.ll
…
legalize-llvm.amdgcn.image.sample.g16.a16.ll
…
legalize-llvm.amdgcn.image.sample.g16.ll
…
legalize-llvm.amdgcn.image.store.2d.d16.ll
…
legalize-llvm.amdgcn.s.buffer.load.mir
…
legalize-load-constant-32bit.mir
…
legalize-load-constant.mir
AMDGPU/GlobalISel: Lower G_EXTRACT/INSERT in legalizer (#181036)
2026-03-12 10:03:44 -07:00
legalize-load-flat.mir
AMDGPU/GlobalISel: Lower G_EXTRACT/INSERT in legalizer (#181036)
2026-03-12 10:03:44 -07:00
legalize-load-global.mir
AMDGPU/GlobalISel: Lower G_EXTRACT/INSERT in legalizer (#181036)
2026-03-12 10:03:44 -07:00
legalize-load-local.mir
…
legalize-load-memory-metadata.mir
…
legalize-load-private.mir
…
legalize-lshr.mir
…
legalize-memcpy.mir
…
legalize-memcpyinline.mir
…
legalize-memmove.mir
…
legalize-memset.mir
…
legalize-merge-values-build-vector.mir
…
legalize-merge-values.mir
…
legalize-mul.mir
…
legalize-or.mir
AMDGPU/GlobalISel: Lower G_EXTRACT/INSERT in legalizer (#181036)
2026-03-12 10:03:44 -07:00
legalize-phi.mir
…
legalize-ptr-add.mir
…
legalize-ptrmask.mir
…
legalize-ptrtoint.mir
…
legalize-rotl-rotr.mir
…
legalize-sadde.mir
…
legalize-saddo.mir
…
legalize-saddsat.mir
…
legalize-sbfx.mir
…
legalize-sdiv.mir
…
legalize-select.mir
AMDGPU/GlobalISel: Lower G_EXTRACT/INSERT in legalizer (#181036)
2026-03-12 10:03:44 -07:00
legalize-sext-inreg.mir
…
legalize-sext.mir
…
legalize-sextload-constant-32bit.mir
…
legalize-sextload-flat.mir
…
legalize-sextload-global.mir
…
legalize-sextload-local.mir
…
legalize-sextload-private.mir
…
legalize-shl.mir
…
legalize-shuffle-vector.mir
…
legalize-shuffle-vector.s16.mir
…
legalize-sitofp.mir
Revert "[AMDGPU] Replace AMDGPUISD::FFBH_I32 with ISD::CTLS" (#178837)
2026-01-29 21:19:15 -08:00
legalize-smax.mir
…
legalize-smin.mir
…
legalize-smulh.mir
…
legalize-smulo.mir
…
legalize-srem.mir
…
legalize-sshlsat.mir
…
legalize-ssube.mir
…
legalize-ssubo.mir
[GlobalISel] Change SSUBO to do (LHS < RHS) XOR (RESULT < 0) (#191744)
2026-04-22 11:36:56 -07:00
legalize-ssubsat.mir
[GlobalISel] Change SSUBO to do (LHS < RHS) XOR (RESULT < 0) (#191744)
2026-04-22 11:36:56 -07:00
legalize-store-global.mir
…
legalize-store.mir
…
legalize-strict_fsub.mir
…
legalize-sub.mir
…
legalize-trap-gfx11.mir
…
legalize-trap.mir
…
legalize-trunc.mir
…
legalize-uadde.mir
…
legalize-uaddo.mir
…
legalize-uaddsat.mir
…
legalize-ubfx.mir
…
legalize-udiv.mir
…
legalize-uitofp.mir
…
legalize-umax.mir
…
legalize-umin.mir
…
legalize-umulh.mir
…
legalize-umulo.mir
…
legalize-unmerge-values.mir
…
legalize-urem.mir
…
legalize-ushlsat.mir
…
legalize-usube.mir
…
legalize-usubo.mir
…
legalize-usubsat.mir
…
legalize-vector-args-gfx7.mir
…
legalize-vector-args-gfx8-plus.mir
…
legalize-xor.mir
AMDGPU/GlobalISel: Lower G_EXTRACT/INSERT in legalizer (#181036)
2026-03-12 10:03:44 -07:00
legalize-zext.mir
AMDGPU/GlobalISel: Lower G_EXTRACT/INSERT in legalizer (#181036)
2026-03-12 10:03:44 -07:00
legalize-zextload-constant-32bit.mir
…
legalize-zextload-flat.mir
…
legalize-zextload-global.mir
…
legalize-zextload-local.mir
…
legalize-zextload-private.mir
…
llvm.abs.ll
AMDGPU/GlobalISel: RegBankLegalize rules for G_ABS (#192760)
2026-04-20 13:39:54 -07:00
llvm.amdgcn.ballot.i32.ll
AMDGPU/GlobalISel: RegBankLegalize rules for amdgcn_ballot (#193105)
2026-04-21 10:25:32 -07:00
llvm.amdgcn.ballot.i64.ll
AMDGPU/GlobalISel: RegBankLegalize rules for amdgcn_ballot (#193105)
2026-04-21 10:25:32 -07:00
llvm.amdgcn.dispatch.ptr.ll
…
llvm.amdgcn.div.fmas.ll
AMDGPU/GlobalISel: RegBankLegalize rules for div_fmas/fixup/scale (#188305)
2026-03-27 10:10:09 -07:00
llvm.amdgcn.div.scale.ll
[AMDGPU] Use WriteSALUDummy for v_div_scale* (#191670)
2026-04-13 09:42:16 -07:00
llvm.amdgcn.end.cf.i32.ll
…
llvm.amdgcn.end.cf.i64.ll
[AMDGPU][GlobalISel] Add RegBankLegalize support for amd_gcn_end_cf (#175118)
2026-01-13 18:18:39 +05:30
llvm.amdgcn.fdot2.ll
AMDGPU/GlobalISel: RegBankLegalize rules for fdot2 (#191066)
2026-04-09 08:56:56 -07:00
llvm.amdgcn.fmul.legacy.ll
IR: Promote "denormal-fp-math" to a first class attribute (#174293)
2026-02-05 13:31:26 +00:00
llvm.amdgcn.fract.ll
[AMDGPU][True16] turn on true16 for gfx12 (#187514)
2026-03-25 17:25:56 -04:00
llvm.amdgcn.frexp.mant.ll
[AMDGPU][GlobalISel] Add frexp_mant/fract intrinsic RegBankLegalize r… (#177512)
2026-01-26 10:23:40 -08:00
llvm.amdgcn.if.break.i32.ll
…
llvm.amdgcn.if.break.i64.ll
[AMDGPU][GlobalISel] Add RegBankLegalize support for S64 amdgcn_if_break (#176496)
2026-01-19 11:25:01 -08:00
llvm.amdgcn.image.atomic.dim.a16.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.atomic.dim.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.atomic.dim.mir
…
llvm.amdgcn.image.gather4.a16.dim.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.gather4.dim.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.gather4.o.dim.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.getresinfo.a16.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.getresinfo.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.load.1d.d16.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.load.1d.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.load.2d.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.load.2darraymsaa.a16.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.load.2darraymsaa.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.load.3d.a16.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.load.3d.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.sample.cd.g16.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.sample.g16.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.store.2d.d16.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.image.store.2d.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
llvm.amdgcn.implicit.ptr.buffer.ll
…
llvm.amdgcn.interp.inreg.ll
[AMDGPU][GlobalIsel] Add register bank legalization rules for amdgcn_interp_inreg (#187248)
2026-03-26 11:55:17 -05:00
llvm.amdgcn.interp.p1.f16.ll
AMDGPU/GlobalISel: RegBankLegalize rules for interp intrinsics (#191086)
2026-04-09 08:53:35 -07:00
llvm.amdgcn.intersect_ray.ll
AMDGPU/GlobalISel: RegBankLegalize rules for BVH intersect ray (#192583)
2026-04-21 10:44:31 -07:00
llvm.amdgcn.kernarg.segment.ptr.ll
…
llvm.amdgcn.live.mask.ll
AMDGPU/GlobalISel: RegBankLegalize rules for live_mask (#187833)
2026-03-23 11:01:46 -07:00
llvm.amdgcn.make.buffer.rsrc.ll
…
llvm.amdgcn.mfma.gfx90a.ll
AMDGPU: Select VGPR MFMAs by default (#159493)
2026-01-22 13:41:25 +00:00
llvm.amdgcn.mov.dpp.ll
AMDGPU/GlobalISel: RegBankLegalize rules for mov_dpp (#187807)
2026-03-23 08:53:30 -07:00
llvm.amdgcn.mul24.ll
…
llvm.amdgcn.queue.ptr.ll
…
llvm.amdgcn.raw.buffer.atomic.add.ll
AMDGPU/GlobalISel: RegBankLegalize rules for buffer atomic add/sub (#187405)
2026-03-19 09:59:35 -07:00
llvm.amdgcn.raw.buffer.atomic.cmpswap.ll
AMDGPU/GlobalISel: RegBankLegalize rules for buffer atomic cmpswap (#180666)
2026-02-10 11:11:38 -08:00
llvm.amdgcn.raw.buffer.atomic.fadd-with-ret.ll
[AMDGPU] Add legalization rules for G_AMDGPU_BUFFER_ATOMIC_FADD (#175258)
2026-02-20 11:30:05 +00:00
llvm.amdgcn.raw.buffer.atomic.fadd.ll
[AMDGPU] Add legalization rules for G_AMDGPU_BUFFER_ATOMIC_FADD (#175258)
2026-02-20 11:30:05 +00:00
llvm.amdgcn.raw.buffer.atomic.integer-minmax.ll
[AMDGPU][NFC] Fix test by removing debug flag in llvm.amdgcn.raw.buffer.atomic.integer-minmax.ll (#181044)
2026-02-11 18:04:31 -06:00
llvm.amdgcn.raw.buffer.atomic.sub.ll
AMDGPU/GlobalISel: RegBankLegalize rules for buffer atomic add/sub (#187405)
2026-03-19 09:59:35 -07:00
llvm.amdgcn.raw.buffer.atomic.swap.ll
AMDGPU/GlobalISel: Regbanklegalize rules for buffer atomic swap (#180265)
2026-02-09 09:04:17 -08:00
llvm.amdgcn.raw.buffer.load.format.f16.ll
[AMDGPU][GlobalISel] Fix D16 buffer load RegBankLegalize rules (#179982)
2026-02-06 08:01:30 -08:00
llvm.amdgcn.raw.buffer.load.format.ll
…
llvm.amdgcn.raw.buffer.load.ll
…
llvm.amdgcn.raw.buffer.load.tfe.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for TFE buffer loads (#179529)
2026-02-05 13:42:11 -08:00
llvm.amdgcn.raw.buffer.store.format.f16.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for buffer store variants (#178488)
2026-01-29 10:39:35 -08:00
llvm.amdgcn.raw.buffer.store.format.f32.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for buffer store variants (#178488)
2026-01-29 10:39:35 -08:00
llvm.amdgcn.raw.buffer.store.ll
[AMDGPU][GlobalISel] Add buffer store byte/short RegBankLegalize rules (#179367)
2026-02-05 07:18:39 -08:00
llvm.amdgcn.raw.ptr.buffer.atomic.add.ll
AMDGPU/GlobalISel: RegBankLegalize rules for buffer atomic add/sub (#187405)
2026-03-19 09:59:35 -07:00
llvm.amdgcn.raw.ptr.buffer.atomic.cmpswap.ll
AMDGPU/GlobalISel: RegBankLegalize rules for buffer atomic cmpswap (#180666)
2026-02-10 11:11:38 -08:00
llvm.amdgcn.raw.ptr.buffer.atomic.fadd-with-ret.ll
[AMDGPU] Add legalization rules for G_AMDGPU_BUFFER_ATOMIC_FADD (#175258)
2026-02-20 11:30:05 +00:00
llvm.amdgcn.raw.ptr.buffer.atomic.fadd.ll
[AMDGPU] Add legalization rules for G_AMDGPU_BUFFER_ATOMIC_FADD (#175258)
2026-02-20 11:30:05 +00:00
llvm.amdgcn.raw.ptr.buffer.atomic.sub.ll
AMDGPU/GlobalISel: RegBankLegalize rules for buffer atomic add/sub (#187405)
2026-03-19 09:59:35 -07:00
llvm.amdgcn.raw.ptr.buffer.atomic.swap.ll
AMDGPU/GlobalISel: Regbanklegalize rules for buffer atomic swap (#180265)
2026-02-09 09:04:17 -08:00
llvm.amdgcn.raw.ptr.buffer.load.format.f16.ll
[AMDGPU][GlobalISel] Add buffer load format D16 RegBankLegalize rules (#179566)
2026-02-04 09:20:41 -08:00
llvm.amdgcn.raw.ptr.buffer.load.format.ll
…
llvm.amdgcn.raw.ptr.buffer.load.ll
…
llvm.amdgcn.raw.ptr.buffer.store.format.f16.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for buffer store variants (#178488)
2026-01-29 10:39:35 -08:00
llvm.amdgcn.raw.ptr.buffer.store.format.f32.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for buffer store variants (#178488)
2026-01-29 10:39:35 -08:00
llvm.amdgcn.raw.ptr.buffer.store.ll
[AMDGPU][GlobalISel] Add buffer store byte/short RegBankLegalize rules (#179367)
2026-02-05 07:18:39 -08:00
llvm.amdgcn.raw.ptr.tbuffer.load.f16.ll
[AMDGPU][GlobalISel] Add buffer load format D16 RegBankLegalize rules (#179566)
2026-02-04 09:20:41 -08:00
llvm.amdgcn.raw.ptr.tbuffer.load.ll
…
llvm.amdgcn.raw.ptr.tbuffer.store.f16.ll
AMDGPU/GlobalISel: Fix buffer store RegBankLegalize rules (#179994)
2026-02-05 16:20:09 -08:00
llvm.amdgcn.raw.ptr.tbuffer.store.i8.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for buffer store variants (#178488)
2026-01-29 10:39:35 -08:00
llvm.amdgcn.raw.ptr.tbuffer.store.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for buffer store variants (#178488)
2026-01-29 10:39:35 -08:00
llvm.amdgcn.raw.tbuffer.load.f16.ll
[AMDGPU][GlobalISel] Fix D16 buffer load RegBankLegalize rules (#179982)
2026-02-06 08:01:30 -08:00
llvm.amdgcn.raw.tbuffer.load.ll
…
llvm.amdgcn.raw.tbuffer.store.f16.ll
AMDGPU/GlobalISel: Fix buffer store RegBankLegalize rules (#179994)
2026-02-05 16:20:09 -08:00
llvm.amdgcn.raw.tbuffer.store.i8.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for buffer store variants (#178488)
2026-01-29 10:39:35 -08:00
llvm.amdgcn.raw.tbuffer.store.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for buffer store variants (#178488)
2026-01-29 10:39:35 -08:00
llvm.amdgcn.rsq.clamp.ll
[AMDGPU] Remove implicit super-reg defs on mov64 pseudos (#190379)
2026-04-06 21:11:06 +00:00
llvm.amdgcn.s.buffer.load.ll
[AMDGPU] Fix incorrect MachineMemOperand offsets and sizes in wide s_buffer_load splits (#189890)
2026-04-08 07:29:04 +05:30
llvm.amdgcn.s.setreg.ll
AMDGPU/GlobalISel: RegBankLegalize rules for s_setreg (#186872)
2026-03-17 14:57:29 -07:00
llvm.amdgcn.s.sleep.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for amdgcn_s_sleep (#178838)
2026-01-30 09:00:14 -08:00
llvm.amdgcn.sbfe.ll
[AMDGPU][GlobalISel] Add ubfe and sbfe intrinsic RegBankLegalize rules (#177276)
2026-01-22 09:01:52 -08:00
llvm.amdgcn.sdot2.ll
AMDGPU/GlobalISel: RegBankLegalize rules for udot2/sdot2 (#189103)
2026-03-30 10:43:05 -07:00
llvm.amdgcn.sdot4.ll
AMDGPU/GlobalISel: RegBankLegalize rules for dot products (#189110)
2026-03-30 10:15:12 -07:00
llvm.amdgcn.sdot8.ll
AMDGPU/GlobalISel: RegBankLegalize rules for dot products (#189110)
2026-03-30 10:15:12 -07:00
llvm.amdgcn.set.inactive.ll
[AMDGPU] Remove implicit super-reg defs on mov64 pseudos (#190379)
2026-04-06 21:11:06 +00:00
llvm.amdgcn.softwqm.ll
[AMDGPU][GlobalIsel] Add register bank legalization rules for amdgcn_wqm amdgcn_softwqm amdgcn_strict_wqm (#186214)
2026-03-16 12:57:08 -05:00
llvm.amdgcn.strictwqm.ll
[AMDGPU][GlobalIsel] Add register bank legalization rules for amdgcn_wqm amdgcn_softwqm amdgcn_strict_wqm (#186214)
2026-03-16 12:57:08 -05:00
llvm.amdgcn.struct.buffer.atomic.add.ll
AMDGPU/GlobalISel: RegBankLegalize rules for buffer atomic add/sub (#187405)
2026-03-19 09:59:35 -07:00
llvm.amdgcn.struct.buffer.atomic.cmpswap.ll
AMDGPU/GlobalISel: RegBankLegalize rules for buffer atomic cmpswap (#180666)
2026-02-10 11:11:38 -08:00
llvm.amdgcn.struct.buffer.atomic.fadd-with-ret.ll
[AMDGPU] Add legalization rules for G_AMDGPU_BUFFER_ATOMIC_FADD (#175258)
2026-02-20 11:30:05 +00:00
llvm.amdgcn.struct.buffer.atomic.fadd.ll
[AMDGPU] Add legalization rules for G_AMDGPU_BUFFER_ATOMIC_FADD (#175258)
2026-02-20 11:30:05 +00:00
llvm.amdgcn.struct.buffer.atomic.sub.ll
AMDGPU/GlobalISel: RegBankLegalize rules for buffer atomic add/sub (#187405)
2026-03-19 09:59:35 -07:00
llvm.amdgcn.struct.buffer.atomic.swap.ll
AMDGPU/GlobalISel: Regbanklegalize rules for buffer atomic swap (#180265)
2026-02-09 09:04:17 -08:00
llvm.amdgcn.struct.buffer.load.format.f16.ll
[AMDGPU][GlobalISel] Add buffer load format D16 RegBankLegalize rules (#179566)
2026-02-04 09:20:41 -08:00
llvm.amdgcn.struct.buffer.load.format.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for TFE buffer loads (#179529)
2026-02-05 13:42:11 -08:00
llvm.amdgcn.struct.buffer.load.ll
…
llvm.amdgcn.struct.buffer.load.tfe.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for TFE buffer loads (#179529)
2026-02-05 13:42:11 -08:00
llvm.amdgcn.struct.buffer.store.format.f16.ll
AMDGPU/GlobalISel: Fix buffer store RegBankLegalize rules (#179994)
2026-02-05 16:20:09 -08:00
llvm.amdgcn.struct.buffer.store.format.f32.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for buffer store variants (#178488)
2026-01-29 10:39:35 -08:00
llvm.amdgcn.struct.buffer.store.ll
[AMDGPU][GlobalISel] Add buffer store byte/short RegBankLegalize rules (#179367)
2026-02-05 07:18:39 -08:00
llvm.amdgcn.struct.ptr.buffer.atomic.add.ll
AMDGPU/GlobalISel: RegBankLegalize rules for buffer atomic add/sub (#187405)
2026-03-19 09:59:35 -07:00
llvm.amdgcn.struct.ptr.buffer.atomic.cmpswap.ll
AMDGPU/GlobalISel: RegBankLegalize rules for buffer atomic cmpswap (#180666)
2026-02-10 11:11:38 -08:00
llvm.amdgcn.struct.ptr.buffer.atomic.fadd-with-ret.ll
[AMDGPU] Add legalization rules for G_AMDGPU_BUFFER_ATOMIC_FADD (#175258)
2026-02-20 11:30:05 +00:00
llvm.amdgcn.struct.ptr.buffer.atomic.fadd.ll
[AMDGPU] Add legalization rules for G_AMDGPU_BUFFER_ATOMIC_FADD (#175258)
2026-02-20 11:30:05 +00:00
llvm.amdgcn.struct.ptr.buffer.atomic.sub.ll
AMDGPU/GlobalISel: RegBankLegalize rules for buffer atomic add/sub (#187405)
2026-03-19 09:59:35 -07:00
llvm.amdgcn.struct.ptr.buffer.atomic.swap.ll
AMDGPU/GlobalISel: Regbanklegalize rules for buffer atomic swap (#180265)
2026-02-09 09:04:17 -08:00
llvm.amdgcn.struct.ptr.buffer.load.format.f16.ll
[AMDGPU][GlobalISel] Add buffer load format D16 RegBankLegalize rules (#179566)
2026-02-04 09:20:41 -08:00
llvm.amdgcn.struct.ptr.buffer.load.format.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for TFE buffer loads (#179529)
2026-02-05 13:42:11 -08:00
llvm.amdgcn.struct.ptr.buffer.load.ll
…
llvm.amdgcn.struct.ptr.buffer.store.format.f16.ll
AMDGPU/GlobalISel: Fix buffer store RegBankLegalize rules (#179994)
2026-02-05 16:20:09 -08:00
llvm.amdgcn.struct.ptr.buffer.store.format.f32.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for buffer store variants (#178488)
2026-01-29 10:39:35 -08:00
llvm.amdgcn.struct.ptr.buffer.store.ll
[AMDGPU][GlobalISel] Add buffer store byte/short RegBankLegalize rules (#179367)
2026-02-05 07:18:39 -08:00
llvm.amdgcn.struct.ptr.tbuffer.load.f16.ll
[AMDGPU][GlobalISel] Add buffer load format D16 RegBankLegalize rules (#179566)
2026-02-04 09:20:41 -08:00
llvm.amdgcn.struct.ptr.tbuffer.load.ll
…
llvm.amdgcn.struct.tbuffer.load.f16.ll
[AMDGPU][GlobalISel] Add buffer load format D16 RegBankLegalize rules (#179566)
2026-02-04 09:20:41 -08:00
llvm.amdgcn.struct.tbuffer.load.ll
…
llvm.amdgcn.sudot4.ll
AMDGPU/GlobalISel: RegBankLegalize rules for sudot4/sudot8 (#189104)
2026-03-30 16:23:25 -07:00
llvm.amdgcn.sudot8.ll
AMDGPU/GlobalISel: RegBankLegalize rules for sudot4/sudot8 (#189104)
2026-03-30 16:23:25 -07:00
llvm.amdgcn.trig.preop.ll
AMDGPU/GlobalISel: RegBankLegalize rules for trig_preop (#188312)
2026-03-25 09:12:45 -07:00
llvm.amdgcn.ubfe.ll
[AMDGPU][GlobalISel] Add ubfe and sbfe intrinsic RegBankLegalize rules (#177276)
2026-01-22 09:01:52 -08:00
llvm.amdgcn.udot2.ll
AMDGPU/GlobalISel: RegBankLegalize rules for udot2/sdot2 (#189103)
2026-03-30 10:43:05 -07:00
llvm.amdgcn.udot4.ll
AMDGPU/GlobalISel: RegBankLegalize rules for dot products (#189110)
2026-03-30 10:15:12 -07:00
llvm.amdgcn.udot8.ll
AMDGPU/GlobalISel: RegBankLegalize rules for dot products (#189110)
2026-03-30 10:15:12 -07:00
llvm.amdgcn.update.dpp.ll
[AMDGPU][GISel] RegBankLegalize rules for update_dpp (#190662)
2026-04-06 13:52:10 -07:00
llvm.amdgcn.wmma_32.ll
[AMDGPU][GISel] RegBankLegalize support for WMMA intrinsics (#190724)
2026-04-08 08:36:37 -07:00
llvm.amdgcn.wmma_64.ll
[AMDGPU][GISel] RegBankLegalize support for WMMA intrinsics (#190724)
2026-04-08 08:36:37 -07:00
llvm.amdgcn.workgroup.id.ll
…
llvm.amdgcn.workitem.id.ll
[AMDGPU] Fix duplicate RUN lines in tests (#182286)
2026-02-19 16:07:20 +00:00
llvm.amdgcn.wqm.demote.ll
AMDGPU/GlobalISel: RegBankLegalize rules for wqm_demote (#188288)
2026-03-25 09:10:28 -07:00
llvm.amdgcn.wqm.ll
[AMDGPU][GlobalIsel] Add register bank legalization rules for amdgcn_wqm amdgcn_softwqm amdgcn_strict_wqm (#186214)
2026-03-16 12:57:08 -05:00
llvm.amdgcn.writelane.ll
AMDGPU/GlobalISel: RegBankLegalize rules for readlane, writelane (#187386)
2026-03-20 08:17:11 -07:00
llvm.amdgcn.wwm.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for amdgcn_wwm/strict_wwm (#178615)
2026-01-30 08:26:59 -08:00
llvm.atomic.cmpxchg.ll
[AMDGPU][GlobalISel] Add RegBankLegalize support for G_ATOMIC_CMPXCHG (#178066)
2026-01-27 09:02:33 -08:00
llvm.memcpy.inline.ll
…
llvm.memcpy.ll
AMDGPU/GlobalISel: Regbanklegalize rules for G_PHI (#179735)
2026-03-06 14:01:50 +01:00
llvm.memmove.ll
…
llvm.memset.ll
AMDGPU/GlobalISel: Regbanklegalize rules for G_PHI (#179735)
2026-03-06 14:01:50 +01:00
llvm.powi.ll
…
load-constant32bit.ll
…
load-constant.96.ll
[AMDGPU] Regenerate codegen tests to check extra stuff at end of line (#187325)
2026-03-18 20:00:08 +00:00
load-d16.ll
…
load-divergent.ll
…
load-legalize-range-metadata.ll
…
load-local.96.ll
…
load-local.128.ll
…
load-unaligned.ll
…
load-uniform-in-vgpr.ll
…
load-uniform.ll
…
load-zero-and-sign-extending-divergent.ll
…
load-zero-and-sign-extending-uniform-in-vgpr.ll
…
load-zero-and-sign-extending-uniform.ll
…
localizer-wrong-insert-point.mir
…
localizer.ll
[AMDGPU][GlobalISel] Switch tests to new reg-bank-select and refresh checks (#186506)
2026-03-17 20:53:09 +00:00
lshr.ll
[AMDGPU] Remove implicit super-reg defs on mov64 pseudos (#190379)
2026-04-06 21:11:06 +00:00
mad.ll
[AMDGPU][GlobalISel] Add RegBankLegalize support for G_AMDGPU_MAD_U64_U32 (#176060)
2026-01-19 11:21:45 -08:00
madmix-constant-bus-violation.ll
IR: Promote "denormal-fp-math" to a first class attribute (#174293)
2026-02-05 13:31:26 +00:00
madmix-constant-bus-violation.mir
…
memory-legalizer-atomic-fence.ll
…
merge-buffer-stores.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for buffer store variants (#178488)
2026-01-29 10:39:35 -08:00
minmaxabs-i64.ll
[AMDGPU] Regenerate codegen tests to check extra stuff at end of line (#187325)
2026-03-18 20:00:08 +00:00
minmaxabs.ll
…
mmra.ll
…
mubuf-global.ll
[AMDGPU] Remove implicit super-reg defs on mov64 pseudos (#190379)
2026-04-06 21:11:06 +00:00
mul-known-bits.i64.ll
[AMDGPU] Remove implicit super-reg defs on mov64 pseudos (#190379)
2026-04-06 21:11:06 +00:00
mul-known-bits.i64.mir
…
mul.ll
[AMDGPU] Use WriteSALUDummy for v_mad_u64_u32 (#191500)
2026-04-10 14:54:02 -07:00
mul.v2i16.ll
[AMDGPU][GlobalISel] Switch tests to new reg-bank-select and refresh checks (#186506)
2026-03-17 20:53:09 +00:00
no-cse-nonlocal-convergent-instrs.mir
…
no-ctlz-from-umul-to-lshr-in-postlegalizer.ll
…
no-ctlz-from-umul-to-lshr-in-postlegalizer.mir
…
no-legalize-atomic.mir
…
non-entry-alloca.ll
…
or.ll
…
orn2.ll
[AMDGPU] Remove implicit super-reg defs on mov64 pseudos (#190379)
2026-04-06 21:11:06 +00:00
postlegalizer-combiner-buildvector-identities.mir
…
postlegalizer-combiner-divrem.mir
…
postlegalizer-combiner-fcanonicalize.mir
…
postlegalizer-combiner-freeze.mir
…
postlegalizer-combiner-merge.mir
[GlobalISel] Insert bitcast instead of register replacement when types don't match. (#177397)
2026-01-30 09:18:31 +00:00
postlegalizer-combiner-reassoc.mir
…
postlegalizer-combiner-sextload-from-sextinreg.mir
…
postlegalizer-combiner-trunc-bitcast-buildvector.mir
…
postlegalizer-combiner-unmerge-undef.mir
…
postlegalizer-combiner-zextload-from-and.mir
…
postlegalizercombiner-and.mir
…
postlegalizercombiner-ashr.mir
…
postlegalizercombiner-load-and-mask.mir
…
postlegalizercombiner-lshr.mir
…
postlegalizercombiner-mul.mir
…
postlegalizercombiner-sbfx.mir
…
postlegalizercombiner-select.mir
…
postlegalizercombiner-shl.mir
…
postlegalizercombiner-ubfx.mir
…
prelegalizer-combiner-divrem.mir
…
prelegalizer-combiner-fptrunc_fpext.mir
…
prelegalizer-combiner-redundant-bitcast.mir
…
prelegalizer-combiner-sext_inreg-to-and.mir
…
prelegalizer-combiner-shuffle.mir
…
promote-dependency-on-invariant-result.ll
…
readanylane-combines.ll
…
readanylane-combines.mir
…
regbankcombiner-clamp-fmed3-const.mir
…
regbankcombiner-clamp-minmax-const.mir
[GISel] Use GISelValueTracking in isKnownNeverNaN (#190542)
2026-04-13 13:42:12 +00:00
regbankcombiner-fmed3-minmax-const.mir
[GISel] Use GISelValueTracking in isKnownNeverNaN (#190542)
2026-04-13 13:42:12 +00:00
regbankcombiner-ignore-copies-crash.mir
[AMDGPU][NFC] Update MIR tests to use symbolic INLINEASM operands (#186839)
2026-04-17 12:23:56 +01:00
regbankcombiner-redundant-and.mir
…
regbankcombiner-smed3.mir
…
regbankcombiner-umed3.mir
…
regbankselect-abs.mir
AMDGPU/GlobalISel: RegBankLegalize rules for G_ABS (#192760)
2026-04-20 13:39:54 -07:00
regbankselect-add.mir
…
regbankselect-add.s16.mir
…
regbankselect-add.s32.mir
…
regbankselect-add.v2s16.mir
…
regbankselect-amdgcn-exp-compr.mir
AMDGPU/GlobalISel: RegBankLegalize rules for exp_compr (#187822)
2026-03-23 09:14:24 -07:00
regbankselect-amdgcn-exp.mir
AMDGPU/GlobalISel: RegBankLegalize rules for amdgcn_exp/exp_row (#181956)
2026-03-06 14:03:14 -08:00
regbankselect-amdgcn-s-buffer-load.mir
…
regbankselect-amdgcn.ballot.i64.mir
AMDGPU/GlobalISel: RegBankLegalize rules for amdgcn_ballot (#193105)
2026-04-21 10:25:32 -07:00
regbankselect-amdgcn.class.mir
[AMDGPU][GlobalISel] Add RegBankLegalize rules for amdgcn.class (#178827)
2026-03-20 12:50:06 -07:00
regbankselect-amdgcn.cvt.pkrtz.mir
AMDGPU/GlobalISel: RegBankLegalize cvt_pk_u16/i16/pkrtz (#185534)
2026-03-11 13:59:32 -07:00
regbankselect-amdgcn.div.fmas.mir
AMDGPU/GlobalISel: RegBankLegalize rules for div_fmas/fixup/scale (#188305)
2026-03-27 10:10:09 -07:00
regbankselect-amdgcn.div.scale.mir
AMDGPU/GlobalISel: RegBankLegalize rules for div_fmas/fixup/scale (#188305)
2026-03-27 10:10:09 -07:00
regbankselect-amdgcn.ds.append.mir
AMDGPU/GlobalISel: RegBankLegalize rules for ds_append/ds_consume (#189143)
2026-03-30 09:57:57 -07:00
regbankselect-amdgcn.ds.bpermute.mir
AMDGPU/GlobalISel: RegBankLegalize rules for ds_permute (#188266)
2026-03-26 15:24:50 -07:00
regbankselect-amdgcn.ds.consume.mir
AMDGPU/GlobalISel: RegBankLegalize rules for ds_append/ds_consume (#189143)
2026-03-30 09:57:57 -07:00
regbankselect-amdgcn.ds.gws.init.mir
AMDGPU/GlobalISel: RegBankLegalize rules for ds_gws ops (#190283)
2026-04-08 12:44:16 -07:00
regbankselect-amdgcn.ds.gws.sema.v.mir
AMDGPU/GlobalISel: RegBankLegalize rules for ds_gws ops (#190283)
2026-04-08 12:44:16 -07:00
regbankselect-amdgcn.ds.ordered.add.mir
AMDGPU/GlobalISel: RegBankLegalize rules for ds_ordered_add/swap (#189137)
2026-03-30 09:57:04 -07:00
regbankselect-amdgcn.ds.ordered.swap.mir
AMDGPU/GlobalISel: RegBankLegalize rules for ds_ordered_add/swap (#189137)
2026-03-30 09:57:04 -07:00
regbankselect-amdgcn.ds.permute.mir
AMDGPU/GlobalISel: RegBankLegalize rules for ds_permute (#188266)
2026-03-26 15:24:50 -07:00
regbankselect-amdgcn.ds.swizzle.mir
AMDGPU/GlobalISel: RegBankLegalize rules for amdgcn_ds_swizzle (#186024)
2026-03-13 15:13:50 -07:00
regbankselect-amdgcn.else.32.mir
…
regbankselect-amdgcn.else.64.mir
…
regbankselect-amdgcn.fcmp.mir
…
regbankselect-amdgcn.fmul.legacy.mir
…
regbankselect-amdgcn.groupstaticsize.mir
[AMDGPU][GlobalISel] Add RegBankLegalize rules for groupstaticsize (#178618)
2026-01-29 11:00:44 -08:00
regbankselect-amdgcn.icmp.mir
…
regbankselect-amdgcn.image.load.1d.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
regbankselect-amdgcn.image.sample.1d.ll
AMDGPU/GlobalISel: Regbanklegalize rules for INTRIN_IMAGE (#179810)
2026-02-20 13:34:13 +01:00
regbankselect-amdgcn.interp.mov.mir
AMDGPU/GlobalISel: RegBankLegalize rules for interp intrinsics (#191086)
2026-04-09 08:53:35 -07:00
regbankselect-amdgcn.interp.p1.f16.mir
AMDGPU/GlobalISel: RegBankLegalize rules for interp intrinsics (#191086)
2026-04-09 08:53:35 -07:00
regbankselect-amdgcn.interp.p1.mir
AMDGPU/GlobalISel: RegBankLegalize rules for interp intrinsics (#191086)
2026-04-09 08:53:35 -07:00
regbankselect-amdgcn.interp.p2.f16.mir
AMDGPU/GlobalISel: RegBankLegalize rules for interp intrinsics (#191086)
2026-04-09 08:53:35 -07:00
regbankselect-amdgcn.interp.p2.mir
AMDGPU/GlobalISel: RegBankLegalize rules for interp intrinsics (#191086)
2026-04-09 08:53:35 -07:00
regbankselect-amdgcn.kill.mir
…
regbankselect-amdgcn.lds.direct.load.mir
AMDGPU/GlobalISel: RegBankLegalize rules for lds_direct_load (#189134)
2026-03-30 09:52:34 -07:00
regbankselect-amdgcn.lds.param.load.mir
AMDGPU/GlobalISel: RegBankLegalize rules for lds_param_load (#186035)
2026-03-13 10:17:20 -07:00
regbankselect-amdgcn.live.mask.mir
AMDGPU/GlobalISel: RegBankLegalize rules for live_mask (#187833)
2026-03-23 11:01:46 -07:00
regbankselect-amdgcn.mfma.gfx90a.mir
AMDGPU: Select VGPR MFMAs by default (#159493)
2026-01-22 13:41:25 +00:00
regbankselect-amdgcn.mfma.gfx942.mir
AMDGPU: Select VGPR MFMAs by default (#159493)
2026-01-22 13:41:25 +00:00
regbankselect-amdgcn.mfma.mir
AMDGPU/GlobalISel: RegBankLegalize AGPR support and gfx908 MFMA rules (#192603)
2026-04-22 23:01:03 -07:00
regbankselect-amdgcn.ps.live.mir
AMDGPU/GlobalISel: RegBankLegalize rules for ps_live (#188101)
2026-03-24 10:08:40 -07:00
regbankselect-amdgcn.raw.buffer.load.ll
…
regbankselect-amdgcn.raw.ptr.buffer.load.ll
…
regbankselect-amdgcn.readfirstlane.mir
…
regbankselect-amdgcn.readlane.mir
AMDGPU/GlobalISel: RegBankLegalize rules for readlane, writelane (#187386)
2026-03-20 08:17:11 -07:00
regbankselect-amdgcn.s.buffer.load.ll
[AMDGPU] Fix incorrect MachineMemOperand offsets and sizes in wide s_buffer_load splits (#189890)
2026-04-08 07:29:04 +05:30
regbankselect-amdgcn.s.buffer.load.mir
…
regbankselect-amdgcn.s.get.waveid.in.workgroup.mir
AMDGPU/GlobalISel: RegBankLegalize rules for s_memtime, s_get_waveid (#190268)
2026-04-03 09:46:56 -07:00
regbankselect-amdgcn.s.getpc.mir
…
regbankselect-amdgcn.s.getreg.mir
AMDGPU/GlobalISel: RegBankLegalize rules for s_getreg (#186253)
2026-03-13 15:12:00 -07:00
regbankselect-amdgcn.s.memrealtime.mir
AMDGPU/GlobalISel: RegBankLegalize rules for s_memrealtime (#188311)
2026-03-25 14:35:21 -07:00
regbankselect-amdgcn.s.memtime.mir
AMDGPU/GlobalISel: RegBankLegalize rules for s_memtime, s_get_waveid (#190268)
2026-04-03 09:46:56 -07:00
regbankselect-amdgcn.s.sendmsg.mir
AMDGPU/GlobalISel: RegBankLegalize rules for s_sendmsg (#187361)
2026-03-19 09:15:38 -07:00
regbankselect-amdgcn.s.sendmsghalt.mir
AMDGPU/GlobalISel: RegBankLegalize rules for s_sendmsg (#187361)
2026-03-19 09:15:38 -07:00
regbankselect-amdgcn.struct.buffer.load.ll
…
regbankselect-amdgcn.struct.buffer.store.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for buffer store variants (#178488)
2026-01-29 10:39:35 -08:00
regbankselect-amdgcn.struct.ptr.buffer.load.ll
…
regbankselect-amdgcn.struct.ptr.buffer.store.ll
[AMDGPU][GlobalISel] Add RegBankLegalize rules for buffer store variants (#178488)
2026-01-29 10:39:35 -08:00
regbankselect-amdgcn.update.dpp.mir
[AMDGPU][GISel] RegBankLegalize rules for update_dpp (#190662)
2026-04-06 13:52:10 -07:00
regbankselect-amdgcn.wqm.demote.mir
AMDGPU/GlobalISel: RegBankLegalize rules for wqm_demote (#188288)
2026-03-25 09:10:28 -07:00
regbankselect-amdgcn.wqm.mir
[AMDGPU][GlobalIsel] Add register bank legalization rules for amdgcn_wqm amdgcn_softwqm amdgcn_strict_wqm (#186214)
2026-03-16 12:57:08 -05:00
regbankselect-amdgcn.wqm.vote.mir
…
regbankselect-amdgcn.writelane.mir
AMDGPU/GlobalISel: RegBankLegalize rules for readlane, writelane (#187386)
2026-03-20 08:17:11 -07:00
regbankselect-amdgcn.wwm.mir
[AMDGPU][GlobalISel] Add RegBankLegalize rules for amdgcn_wwm/strict_wwm (#178615)
2026-01-30 08:26:59 -08:00
regbankselect-amdgpu-ffbh-u32.mir
AMDGPU/GlobalISel: RegBankLegalize rules for ctlz/cttz_zero_undef (#186546)
2026-03-16 10:21:47 -07:00
regbankselect-amdgpu-ffbl-b32.mir
AMDGPU/GlobalISel: RegBankLegalize rules for FFBH/FFBL (#186017)
2026-03-13 11:00:07 -07:00
regbankselect-amdgpu-wave-address.mir
…
regbankselect-and-s1.mir
…
regbankselect-and.mir
…
regbankselect-anyext.mir
…
regbankselect-ashr.mir
…
regbankselect-assert-align.mir
[AMDGPU][GISel] Add RegbankLegalize Rules for G_ASSERT_ALIGN (#182353)
2026-02-19 12:30:31 -08:00
regbankselect-assert-sext.mir
…
regbankselect-assert-zext.mir
…
regbankselect-atomic-cmpxchg.mir
[AMDGPU][GlobalISel] Add RegBankLegalize support for G_ATOMIC_CMPXCHG (#178066)
2026-01-27 09:02:33 -08:00
regbankselect-atomicrmw-add-sub.mir
[AMDGPU] Add legalization rules for atomic ops (#175253)
2026-01-16 23:01:24 -05:00
regbankselect-atomicrmw-add.mir
[AMDGPU] Add legalization rules for atomic ops (#175253)
2026-01-16 23:01:24 -05:00
regbankselect-atomicrmw-and.mir
[AMDGPU] Add legalization rules for atomic ops (#175253)
2026-01-16 23:01:24 -05:00
regbankselect-atomicrmw-fadd.mir
[AMDGPU] Add legalization rules for G_ATOMICRMW_FADD (#175257)
2026-02-09 15:37:27 +00:00
regbankselect-atomicrmw-fadd.v2f16.mir
[AMDGPU] Add legalization rules for G_ATOMICRMW_FADD (#175257)
2026-02-09 15:37:27 +00:00
regbankselect-atomicrmw-max.mir
…
regbankselect-atomicrmw-min.mir
…
regbankselect-atomicrmw-minmax-uminmax.mir
[AMDGPU] Add legalization rules for atomicrmw max/min ops (#180502)
2026-02-10 16:04:05 +05:30
regbankselect-atomicrmw-or.mir
[AMDGPU] Add legalization rules for atomic ops (#175253)
2026-01-16 23:01:24 -05:00
regbankselect-atomicrmw-sub.mir
[AMDGPU] Add legalization rules for atomic ops (#175253)
2026-01-16 23:01:24 -05:00
regbankselect-atomicrmw-uinc-udec-wrap.mir
[AMDGPU] Add legalization rules for atomicrmw max/min ops (#180502)
2026-02-10 16:04:05 +05:30
regbankselect-atomicrmw-umax.mir
…
regbankselect-atomicrmw-umin.mir
…
regbankselect-atomicrmw-xchg.mir
[AMDGPU] Add legalization rules for atomic ops (#175253)
2026-01-16 23:01:24 -05:00
regbankselect-atomicrmw-xor.mir
[AMDGPU] Add legalization rules for atomic ops (#175253)
2026-01-16 23:01:24 -05:00
regbankselect-bitcast.mir
…
regbankselect-bitreverse.mir
…
regbankselect-block-addr.mir
AMDGPU: Avoid using -march in tests (#189285)
2026-03-29 21:31:59 +00:00
regbankselect-brcond.mir
…
regbankselect-bswap.mir
…
regbankselect-build-vector.mir
…
regbankselect-call.ll
[AMDGPU][GISel] Add RegBankLegalize support for G_SI_CALL (#165747)
2026-02-19 09:48:21 -08:00
regbankselect-concat-vector.mir
…
regbankselect-constant.mir
AMDGPU/GlobalISel: RegBankLegalize rules for s_sendmsg (#187361)
2026-03-19 09:15:38 -07:00
regbankselect-copy.mir
…
regbankselect-ctlz-zero-undef.mir
…
regbankselect-ctpop.mir
…
regbankselect-cttz-zero-undef.mir
…
regbankselect-default.mir
AMDGPU: Avoid using -march in tests (#189285)
2026-03-29 21:31:59 +00:00
regbankselect-dyn-stackalloc.mir
…
regbankselect-extract-vector-elt.mir
AMDGPU/GlobalISel: RegBankLegalize rules for G_EXTRACT_VECTOR_ELT (#189144)
2026-04-06 10:22:11 -07:00
regbankselect-fabs.mir
…
regbankselect-fadd.mir
…
regbankselect-fcanonicalize.mir
[AMDGPU][GlobalISel] Add RegBankLegalize support for G_FCANONICALIZE (#174662)
2026-01-09 08:51:16 -08:00
regbankselect-fceil.mir
[AMDGPU] [GlobalISel] Add register bank legalize rules for G_FEXP2 (#179954)
2026-02-05 16:35:31 +00:00
regbankselect-fcmp.mir
…
regbankselect-fexp2.mir
[AMDGPU]: Add regbank legalize rules for amdgcn exp2 intrinsics (#191953)
2026-04-15 21:41:14 +00:00
regbankselect-ffloor.mir
[AMDGPU] [GlobalISel] Add register bank legalize rules for G_FEXP2 (#179954)
2026-02-05 16:35:31 +00:00
regbankselect-flog2.mir
[AMDGPU] [GlobalISel] Add register bank legalize rules for G_FEXP2 (#179954)
2026-02-05 16:35:31 +00:00
regbankselect-fma.mir
…
regbankselect-fmul.mir
…
regbankselect-fneg.mir
…
regbankselect-fpext.mir
…
regbankselect-fptosi.mir
[AMDGPU][GlobalIsel] Add register bank legalization rules for fptoi and itofp (#176300)
2026-02-03 11:45:49 -06:00
regbankselect-fptoui.mir
[AMDGPU][GlobalIsel] Add register bank legalization rules for fptoi and itofp (#176300)
2026-02-03 11:45:49 -06:00
regbankselect-fptrunc.mir
…
regbankselect-frame-index.mir
…
regbankselect-freeze.mir
…
regbankselect-fshr.mir
…
regbankselect-fsqrt.mir
AMDGPU/GlobalISel: Regbanklegalize rules for G_FSQRT (#179817)
2026-02-09 18:24:28 -08:00
regbankselect-fsub.mir
…
regbankselect-icmp.mir
…
regbankselect-icmp.s16.mir
[AMDGPU][GlobalISel] Switch tests to new reg-bank-select and refresh checks (#186506)
2026-03-17 20:53:09 +00:00
regbankselect-illegal-copy.mir
…
regbankselect-implicit-def.mir
…
regbankselect-insert-vector-elt.mir
…
regbankselect-intrinsic-roundeven.mir
[AMDGPU] [GlobalISel] Add register bank legalize rules for G_FEXP2 (#179954)
2026-02-05 16:35:31 +00:00
regbankselect-intrinsic-trunc.mir
[AMDGPU] [GlobalISel] Add register bank legalize rules for G_FEXP2 (#179954)
2026-02-05 16:35:31 +00:00
regbankselect-inttoptr.mir
…
regbankselect-load.mir
…
regbankselect-lshr.mir
…
regbankselect-mad_64_32.mir
…
regbankselect-merge-values.mir
AMDGPU/GlobalISel: Lower G_EXTRACT/INSERT in legalizer (#181036)
2026-03-12 10:03:44 -07:00
regbankselect-mui-regbanklegalize.mir
…
regbankselect-mui-regbankselect.mir
…
regbankselect-mui-salu-float.ll
…
regbankselect-mui-salu-float.mir
…
regbankselect-mui.ll
[AMDGPU] Add known bits for G_AMDGPU_COPY_SCC_VCC (#180560)
2026-02-11 09:06:28 -08:00
regbankselect-mui.mir
…
regbankselect-mul.mir
Reland "[AMDGPU][GlobalISel] Add RegBankLegalize support for G_MUL (#… (#177481)
2026-01-22 14:59:52 -08:00
regbankselect-or.mir
…
regbankselect-phi-s1.mir
…
regbankselect-phi.mir
…
regbankselect-pseudo-scalar-transcendental.mir
[AMDGPU][GlobalISel] Add RegBankLegalize rules for amdgcn_sqrt (#194231)
2026-04-30 13:24:55 +00:00
regbankselect-ptr-add.mir
…
regbankselect-ptrmask.mir
[AMDGPU][GlobalISel] Add RegBankLegalize support for G_PTRMASK (#174889)
2026-01-09 08:51:51 -08:00
regbankselect-ptrtoint.mir
…
regbankselect-reg-sequence.mir
…
regbankselect-sadde.mir
[AMDGPU][GlobalISel] Add G_SADDE/SSUBE RegBankLegalize rule (#179603)
2026-02-04 09:41:27 -08:00
regbankselect-salu-float.mir
[AMDGPU][GlobalISel] Switch tests to new reg-bank-select and refresh checks (#186506)
2026-03-17 20:53:09 +00:00
regbankselect-sbfx.mir
…
regbankselect-select.mir
…
regbankselect-sext-inreg.mir
…
regbankselect-sext.mir
…
regbankselect-sextload.mir
…
regbankselect-shl.mir
…
regbankselect-sitofp.mir
[AMDGPU][GlobalIsel] Add register bank legalization rules for fptoi and itofp (#176300)
2026-02-03 11:45:49 -06:00
regbankselect-smax.mir
…
regbankselect-smin.mir
…
regbankselect-smulh.mir
[AMDGPU][GlobalISel] Add RegBankLegalize support for G_UMULH, G_SMULH (#174555)
2026-01-08 13:57:57 -08:00
regbankselect-split-scalar-load-metadata.mir
…
regbankselect-ssube.mir
[AMDGPU][GlobalISel] Add G_SADDE/SSUBE RegBankLegalize rule (#179603)
2026-02-04 09:41:27 -08:00
regbankselect-sub.mir
[AMDGPU][GlobalISel] Switch tests to new reg-bank-select and refresh checks (#186506)
2026-03-17 20:53:09 +00:00
regbankselect-trunc.mir
[AMDGPU][GlobalISel] Fix G_TRUNC S16 to VCC for pre-GFX8 targets (#176254)
2026-01-16 08:00:42 -08:00
regbankselect-uadde.mir
[AMDGPU][GlobalISel] Switch tests to new reg-bank-select and refresh checks (#186506)
2026-03-17 20:53:09 +00:00
regbankselect-uaddo.mir
…
regbankselect-ubfx.mir
…
regbankselect-uitofp.mir
[AMDGPU][GlobalIsel] Add register bank legalization rules for fptoi and itofp (#176300)
2026-02-03 11:45:49 -06:00
regbankselect-umax.mir
…
regbankselect-umin.mir
…
regbankselect-umulh.mir
[AMDGPU][GlobalISel] Add RegBankLegalize support for G_UMULH, G_SMULH (#174555)
2026-01-08 13:57:57 -08:00
regbankselect-uniform-load-noclobber.mir
…
regbankselect-unmerge-values.mir
…
regbankselect-usube.mir
[AMDGPU][GlobalISel] Switch tests to new reg-bank-select and refresh checks (#186506)
2026-03-17 20:53:09 +00:00
regbankselect-usubo.mir
…
regbankselect-waterfall-agpr.mir
…
regbankselect-waterfall-call.mir
[AMDGPU][GISel] Add RegBankLegalize support for G_SI_CALL (#165747)
2026-02-19 09:48:21 -08:00
regbankselect-whole-wave-functions.mir
…
regbankselect-widen-scalar-loads.mir
…
regbankselect-xor.mir
…
regbankselect-zext.mir
…
regbankselect-zextload.mir
…
regbankselect.mir
…
saddsat.ll
[AMDGPU] Add known bits for G_AMDGPU_COPY_SCC_VCC (#180560)
2026-02-11 09:06:28 -08:00
sbfx.ll
…
sdiv.i32.ll
…
sdiv.i64.ll
[AMDGPU] Use WriteSALUDummy for v_mad_u64_u32 (#191500)
2026-04-10 14:54:02 -07:00
sdivrem.ll
[AMDGPU] Use WriteSALUDummy for v_mad_u64_u32 (#191500)
2026-04-10 14:54:02 -07:00
select-to-fmin-fmax.ll
[AMDGPU][GlobalISel] Switch tests to new reg-bank-select and refresh checks (#186506)
2026-03-17 20:53:09 +00:00
selected-inst-flags.mir
…
sext_inreg.ll
AMDGPU: Change ABI of 16-bit element vectors on gfx6/7 (#175781)
2026-01-22 17:24:29 +01:00
shader-epilogs.ll
…
shl-ext-reduce.ll
AMDGPU: Change ABI of 16-bit element vectors on gfx6/7 (#175781)
2026-01-22 17:24:29 +01:00
shl.ll
[AMDGPU] Fix VOPD checks for commuting OpX and OpY (#178772)
2026-01-30 15:13:33 +00:00
shufflevector-pointer-crash.mir
AMDGPU: Avoid using -march in tests (#189285)
2026-03-29 21:31:59 +00:00
shufflevector.ll
AMDGPU: Avoid using -march in tests (#189285)
2026-03-29 21:31:59 +00:00
smed3.ll
…
smrd.ll
…
smul.ll
[AMDGPU] Regenerate codegen tests to check extra stuff at end of line (#187325)
2026-03-18 20:00:08 +00:00
srem.i32.ll
…
srem.i64.ll
[AMDGPU] Use WriteSALUDummy for v_mad_u64_u32 (#191500)
2026-04-10 14:54:02 -07:00
ssubsat.ll
[GlobalISel] Change SSUBO to do (LHS < RHS) XOR (RESULT < 0) (#191744)
2026-04-22 11:36:56 -07:00
store-divergent-addr.ll
…
store-local.96.ll
…
store-local.128.ll
…
store-uniform-addr.ll
…
store-weird-size.ll
…
strict_fma.f16.ll
[AMDGPU][True16] turn on true16 for gfx12 (#187514)
2026-03-25 17:25:56 -04:00
strict_fma.f32.ll
Adding support for G_STRICT_FMA in new reg bank select (#170330)
2026-02-06 15:43:37 +05:30
strict_fma.f64.ll
[AMDGPU] Insert readfirstlane for uniform VGPR arguments (#178198)
2026-03-03 10:11:25 +08:00
sub.ll
[AMDGPU][True16] turn on true16 for gfx12 (#187514)
2026-03-25 17:25:56 -04:00
sub.v2i16.ll
[AMDGPU][GlobalISel] Switch tests to new reg-bank-select and refresh checks (#186506)
2026-03-17 20:53:09 +00:00
subo.ll
[GlobalISel] Change SSUBO to do (LHS < RHS) XOR (RESULT < 0) (#191744)
2026-04-22 11:36:56 -07:00
trunc-brc.ll
[AMDGPU][GlobalISel] Implement missing rules for G_TRUNC legalization (#180647)
2026-04-15 14:29:32 +00:00
trunc.ll
…
twoaddr-extract-dyn-v7f64.mir
…
uaddsat.ll
AMDGPU/GlobalISel: Regbanklegalize rules for G_UNMERGE_VALUES (#171653)
2026-02-02 17:55:42 +01:00
ubfx.ll
…
udiv.i32.ll
…
udiv.i64.ll
…
udivrem.ll
[AMDGPU] Use WriteSALUDummy for v_mad_u64_u32 (#191500)
2026-04-10 14:54:02 -07:00
umed3.ll
…
unmerge-sgpr-s16.ll
AMDGPU/GlobalISel: Regbanklegalize rules for G_UNMERGE_VALUES (#171653)
2026-02-02 17:55:42 +01:00
unmerge-sgpr-s16.mir
AMDGPU/GlobalISel: Fix sgpr s16 unmerge lowering in regbanklegalize (#179441)
2026-02-04 10:20:30 +00:00
unsupported-load.ll
…
unsupported-ptr-add.ll
…
urem.i32.ll
…
urem.i64.ll
…
usubsat.ll
AMDGPU/GlobalISel: Regbanklegalize rules for G_UNMERGE_VALUES (#171653)
2026-02-02 17:55:42 +01:00
v_bfe_i32.ll
…
vni8-across-blocks.ll
AMDGPU/GlobalISel: Regbanklegalize rules for G_PHI (#179735)
2026-03-06 14:01:50 +01:00
widen-i8-i16-scalar-loads.ll
…
wmma-gfx12-w32-f16-f32-matrix-modifiers.ll
[AMDGPU] Add WMMA and SWMMAC instructions for gfx1170 (#180731)
2026-02-18 19:17:48 +01:00
wmma-gfx12-w32-imm.ll
[AMDGPU] Add WMMA and SWMMAC instructions for gfx1170 (#180731)
2026-02-18 19:17:48 +01:00
wmma-gfx12-w32-iu-modifiers.ll
[AMDGPU] Add WMMA and SWMMAC instructions for gfx1170 (#180731)
2026-02-18 19:17:48 +01:00
wmma-gfx12-w32-swmmac-index_key.ll
[AMDGPU][GISel] RegBankLegalize rules for SWMMAC instructions (#190997)
2026-04-08 14:01:43 -07:00
wmma-gfx12-w32.ll
[AMDGPU] Add WMMA and SWMMAC instructions for gfx1170 (#180731)
2026-02-18 19:17:48 +01:00
wmma-gfx12-w64-f16-f32-matrix-modifiers.ll
[AMDGPU] Add WMMA and SWMMAC instructions for gfx1170 (#180731)
2026-02-18 19:17:48 +01:00
wmma-gfx12-w64-imm.ll
[AMDGPU][GISel] RegBankLegalize support for WMMA intrinsics (#190724)
2026-04-08 08:36:37 -07:00
wmma-gfx12-w64-iu-modifiers.ll
[AMDGPU] Add WMMA and SWMMAC instructions for gfx1170 (#180731)
2026-02-18 19:17:48 +01:00
wmma-gfx12-w64-swmmac-index_key.ll
[AMDGPU][GISel] RegBankLegalize rules for SWMMAC instructions (#190997)
2026-04-08 14:01:43 -07:00
wmma-gfx12-w64.ll
[AMDGPU] Add WMMA and SWMMAC instructions for gfx1170 (#180731)
2026-02-18 19:17:48 +01:00
xnor.ll
AMDGPU: Change ABI of 16-bit element vectors on gfx6/7 (#175781)
2026-01-22 17:24:29 +01:00
xor.ll
…
zextload.ll
…