Amr Hesham 04ec6544d4 [CIR] Implement emitStoreThroughLValue for ExtVectorType (#194127) ...

Implement emitStoreThroughLValue for ExtVectorType 

Issue https://github.com/llvm/llvm-project/issues/192311

2026-04-30 20:26:09 +02:00

..

CodeGen

[CIR] Implement emitStoreThroughLValue for ExtVectorType (#194127)

2026-04-30 20:26:09 +02:00

CodeGenBuiltins

[CIR] Emit frexp, modf, and powi builtins as library calls (#193795)

2026-04-27 11:39:26 -05:00

CodeGenCUDA

[CIR] Emit target-cpu, target-features, and tune-cpu attrs on cir.func (#193458)

2026-04-29 15:37:26 +05:30

CodeGenCXX

[CIR] Combined virtual + non-virtual base offset (#192617)

2026-04-30 12:59:37 +02:00

CodeGenHIP

[CIR][AMDGPU] Adds amdgcn logb and scalebn builtins (#191344)

2026-04-30 11:03:53 +05:30

CodeGenHLSL

[CIR] Use -verify on clang/test/CIR/CodeGenHLSL/matrix-element-expr-load.hlsl (#182817)

2026-02-28 13:12:09 +09:00

CodeGenOpenACC

[CIR] Handle boolean expression as array indexes (#193814)

2026-04-23 15:32:21 -07:00

CodeGenOpenCL

[CIR] Upstream __builtin_astype int_to_ptr (#193519)

2026-04-23 19:45:05 +02:00

CodeGenOpenMP

[CIR][OpenMP] Enable emission of target functions (#193204)

2026-04-27 08:18:34 -04:00

Driver

[CIR] Disable CIR pipeline for LLVM IR inputs (#187729)

2026-04-14 12:48:58 -04:00

IR

[CIR] Add calling_conv attribute to FuncOp with lowering support (#189345)

2026-04-30 10:23:22 +05:30

Lowering

[CIR] Add calling_conv attribute to FuncOp with lowering support (#189345)

2026-04-30 10:23:22 +05:30

Tools

…

Transforms

[CIR] FlattenCFG: accept cir.trap as a ternary region terminator (#194497)

2026-04-29 15:08:08 -07:00

emit-actions.cpp

…

func-linkage.cpp

…

func-simple.cpp

[CIR] Implement func/call return-attributes (#181052)

2026-02-13 06:20:27 -08:00

global-var-linkage.cpp

…

lit.local.cfg

…

mlirargs.c

…

mlprint.c

…