36cb33bbca
The patch add branch hint for AtomicExpandImpl::expandAtomicCmpXchg, For
example: in PowerPC, it support branch hint as
```
loop:
lwarx r6,0,r3 # load and reserve
cmpw r4,r6 #1st 2 operands equal? bne- exit #skip if not
bne- exit #skip if not
stwcx. r5,0,r3 #store new value if still res’ved bne- loop #loop if lost reservation
bne- loop #loop if lost reservation
exit:
mr r4,r6 #return value from storage
```
`-` hints not taken,
`+` hints taken,
90 lines
3.1 KiB
LLVM
90 lines
3.1 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -verify-machineinstrs -mcpu=ppc -mtriple=powerpc64-unknown-unknown \
|
|
; RUN: < %s | FileCheck --check-prefix=CHECK-64 %s
|
|
; RUN: llc -verify-machineinstrs -mcpu=ppc -mtriple=powerpc-unknown-unknown \
|
|
; RUN: < %s | FileCheck --check-prefix=CHECK-32 %s
|
|
|
|
define float @test_add(ptr %ptr, float %incr) {
|
|
; CHECK-64-LABEL: test_add:
|
|
; CHECK-64: # %bb.0: # %entry
|
|
; CHECK-64-NEXT: sync
|
|
; CHECK-64-NEXT: lfs 0, 0(3)
|
|
; CHECK-64-NEXT: .LBB0_1: # %atomicrmw.start
|
|
; CHECK-64-NEXT: # =>This Loop Header: Depth=1
|
|
; CHECK-64-NEXT: # Child Loop BB0_2 Depth 2
|
|
; CHECK-64-NEXT: fadds 2, 0, 1
|
|
; CHECK-64-NEXT: stfs 2, -4(1)
|
|
; CHECK-64-NEXT: stfs 0, -8(1)
|
|
; CHECK-64-NEXT: lwz 5, -4(1)
|
|
; CHECK-64-NEXT: lwz 6, -8(1)
|
|
; CHECK-64-NEXT: .LBB0_2: # %cmpxchg.start
|
|
; CHECK-64-NEXT: # Parent Loop BB0_1 Depth=1
|
|
; CHECK-64-NEXT: # => This Inner Loop Header: Depth=2
|
|
; CHECK-64-NEXT: lwarx 4, 0, 3
|
|
; CHECK-64-NEXT: cmplw 4, 6
|
|
; CHECK-64-NEXT: bne- 0, .LBB0_5
|
|
; CHECK-64-NEXT: # %bb.3: # %cmpxchg.fencedstore
|
|
; CHECK-64-NEXT: #
|
|
; CHECK-64-NEXT: stwcx. 5, 0, 3
|
|
; CHECK-64-NEXT: creqv 20, 20, 20
|
|
; CHECK-64-NEXT: bne- 0, .LBB0_2
|
|
; CHECK-64-NEXT: .LBB0_4: # %cmpxchg.end
|
|
; CHECK-64-NEXT: #
|
|
; CHECK-64-NEXT: stw 4, -12(1)
|
|
; CHECK-64-NEXT: lfs 0, -12(1)
|
|
; CHECK-64-NEXT: bc 4, 20, .LBB0_1
|
|
; CHECK-64-NEXT: b .LBB0_6
|
|
; CHECK-64-NEXT: .LBB0_5: # %cmpxchg.nostore
|
|
; CHECK-64-NEXT: #
|
|
; CHECK-64-NEXT: crxor 20, 20, 20
|
|
; CHECK-64-NEXT: b .LBB0_4
|
|
; CHECK-64-NEXT: .LBB0_6: # %atomicrmw.end
|
|
; CHECK-64-NEXT: fmr 1, 0
|
|
; CHECK-64-NEXT: lwsync
|
|
; CHECK-64-NEXT: blr
|
|
;
|
|
; CHECK-32-LABEL: test_add:
|
|
; CHECK-32: # %bb.0: # %entry
|
|
; CHECK-32-NEXT: stwu 1, -32(1)
|
|
; CHECK-32-NEXT: .cfi_def_cfa_offset 32
|
|
; CHECK-32-NEXT: sync
|
|
; CHECK-32-NEXT: lfs 0, 0(3)
|
|
; CHECK-32-NEXT: .LBB0_1: # %atomicrmw.start
|
|
; CHECK-32-NEXT: # =>This Loop Header: Depth=1
|
|
; CHECK-32-NEXT: # Child Loop BB0_2 Depth 2
|
|
; CHECK-32-NEXT: fadds 2, 0, 1
|
|
; CHECK-32-NEXT: stfs 2, 28(1)
|
|
; CHECK-32-NEXT: stfs 0, 24(1)
|
|
; CHECK-32-NEXT: lwz 5, 28(1)
|
|
; CHECK-32-NEXT: lwz 6, 24(1)
|
|
; CHECK-32-NEXT: .LBB0_2: # %cmpxchg.start
|
|
; CHECK-32-NEXT: # Parent Loop BB0_1 Depth=1
|
|
; CHECK-32-NEXT: # => This Inner Loop Header: Depth=2
|
|
; CHECK-32-NEXT: lwarx 4, 0, 3
|
|
; CHECK-32-NEXT: cmplw 4, 6
|
|
; CHECK-32-NEXT: bne- 0, .LBB0_5
|
|
; CHECK-32-NEXT: # %bb.3: # %cmpxchg.fencedstore
|
|
; CHECK-32-NEXT: #
|
|
; CHECK-32-NEXT: stwcx. 5, 0, 3
|
|
; CHECK-32-NEXT: creqv 20, 20, 20
|
|
; CHECK-32-NEXT: bne- 0, .LBB0_2
|
|
; CHECK-32-NEXT: .LBB0_4: # %cmpxchg.end
|
|
; CHECK-32-NEXT: #
|
|
; CHECK-32-NEXT: stw 4, 20(1)
|
|
; CHECK-32-NEXT: lfs 0, 20(1)
|
|
; CHECK-32-NEXT: bc 4, 20, .LBB0_1
|
|
; CHECK-32-NEXT: b .LBB0_6
|
|
; CHECK-32-NEXT: .LBB0_5: # %cmpxchg.nostore
|
|
; CHECK-32-NEXT: #
|
|
; CHECK-32-NEXT: crxor 20, 20, 20
|
|
; CHECK-32-NEXT: b .LBB0_4
|
|
; CHECK-32-NEXT: .LBB0_6: # %atomicrmw.end
|
|
; CHECK-32-NEXT: fmr 1, 0
|
|
; CHECK-32-NEXT: lwsync
|
|
; CHECK-32-NEXT: addi 1, 1, 32
|
|
; CHECK-32-NEXT: blr
|
|
entry:
|
|
%r = atomicrmw fadd ptr %ptr, float %incr seq_cst
|
|
ret float %r
|
|
}
|