f3efbce4a7
Clang and other frontends generally need the LLVM data layout string in
order to generate LLVM IR modules for LLVM. MLIR clients often need it
as well, since MLIR users often lower to LLVM IR.
Before this change, the LLVM datalayout string was computed in the
LLVM${TGT}CodeGen library in the relevant TargetMachine subclass.
However, none of the logic for computing the data layout string requires
any details of code generation. Clients who want to avoid duplicating
this information were forced to link in LLVMCodeGen and all registered
targets, leading to bloated binaries. This happened in PR #145899,
which measurably increased binary size for some of our users.
By moving this information to the TargetParser library, we
can delete the duplicate datalayout strings in Clang, and retain the
ability to generate IR for unregistered targets.
This is intended to be a very mechanical LLVM-only change, but there is
an immediately obvious follow-up to clang, which will be prepared
separately.
The vast majority of data layouts are computable with two inputs: the
triple and the "ABI name". There is only one exception, NVPTX, which has
a cl::opt to enable short device pointers. I invented a "shortptr" ABI
name to pass this option through the target independent interface.
Everything else fits. Mips is a bit awkward because it uses a special
MipsABIInfo abstraction, which includes members with codegen-like
concepts like ABI physical registers that can't live in TargetParser. I
think the string logic of looking for "n32" "n64" etc is reasonable to
duplicate. We have plenty of other minor duplication to preserve
layering.
---------
Co-authored-by: Matt Arsenault <arsenm2@gmail.com>
Co-authored-by: Sergei Barannikov <barannikov88@gmail.com>
119 lines
4.1 KiB
C++
119 lines
4.1 KiB
C++
//===--- CSKYTargetMachine.cpp - Define TargetMachine for CSKY ------------===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Implements the info about CSKY target spec.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "CSKYTargetMachine.h"
|
|
#include "CSKY.h"
|
|
#include "CSKYMachineFunctionInfo.h"
|
|
#include "CSKYSubtarget.h"
|
|
#include "CSKYTargetObjectFile.h"
|
|
#include "TargetInfo/CSKYTargetInfo.h"
|
|
#include "llvm/CodeGen/MachineFrameInfo.h"
|
|
#include "llvm/CodeGen/TargetLoweringObjectFileImpl.h"
|
|
#include "llvm/CodeGen/TargetPassConfig.h"
|
|
#include "llvm/CodeGen/TargetSubtargetInfo.h"
|
|
#include "llvm/MC/TargetRegistry.h"
|
|
#include <optional>
|
|
|
|
using namespace llvm;
|
|
|
|
extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeCSKYTarget() {
|
|
RegisterTargetMachine<CSKYTargetMachine> X(getTheCSKYTarget());
|
|
|
|
PassRegistry *Registry = PassRegistry::getPassRegistry();
|
|
initializeCSKYConstantIslandsPass(*Registry);
|
|
initializeCSKYDAGToDAGISelLegacyPass(*Registry);
|
|
}
|
|
|
|
CSKYTargetMachine::CSKYTargetMachine(const Target &T, const Triple &TT,
|
|
StringRef CPU, StringRef FS,
|
|
const TargetOptions &Options,
|
|
std::optional<Reloc::Model> RM,
|
|
std::optional<CodeModel::Model> CM,
|
|
CodeGenOptLevel OL, bool JIT)
|
|
: CodeGenTargetMachineImpl(T, TT.computeDataLayout(), TT, CPU, FS, Options,
|
|
RM.value_or(Reloc::Static),
|
|
getEffectiveCodeModel(CM, CodeModel::Small), OL),
|
|
TLOF(std::make_unique<CSKYELFTargetObjectFile>()) {
|
|
initAsmInfo();
|
|
}
|
|
|
|
const CSKYSubtarget *
|
|
CSKYTargetMachine::getSubtargetImpl(const Function &F) const {
|
|
Attribute CPUAttr = F.getFnAttribute("target-cpu");
|
|
Attribute TuneAttr = F.getFnAttribute("tune-cpu");
|
|
Attribute FSAttr = F.getFnAttribute("target-features");
|
|
|
|
std::string CPU =
|
|
CPUAttr.isValid() ? CPUAttr.getValueAsString().str() : TargetCPU;
|
|
std::string TuneCPU =
|
|
TuneAttr.isValid() ? TuneAttr.getValueAsString().str() : CPU;
|
|
std::string FS =
|
|
FSAttr.isValid() ? FSAttr.getValueAsString().str() : TargetFS;
|
|
|
|
std::string Key = CPU + TuneCPU + FS;
|
|
auto &I = SubtargetMap[Key];
|
|
if (!I) {
|
|
// This needs to be done before we create a new subtarget since any
|
|
// creation will depend on the TM and the code generation flags on the
|
|
// function that reside in TargetOptions.
|
|
resetTargetOptions(F);
|
|
I = std::make_unique<CSKYSubtarget>(TargetTriple, CPU, TuneCPU, FS, *this);
|
|
if (I->useHardFloat() && !I->hasAnyFloatExt())
|
|
errs() << "Hard-float can't be used with current CPU,"
|
|
" set to Soft-float\n";
|
|
}
|
|
return I.get();
|
|
}
|
|
|
|
MachineFunctionInfo *CSKYTargetMachine::createMachineFunctionInfo(
|
|
BumpPtrAllocator &Allocator, const Function &F,
|
|
const TargetSubtargetInfo *STI) const {
|
|
return CSKYMachineFunctionInfo::create<CSKYMachineFunctionInfo>(Allocator, F,
|
|
STI);
|
|
}
|
|
|
|
namespace {
|
|
class CSKYPassConfig : public TargetPassConfig {
|
|
public:
|
|
CSKYPassConfig(CSKYTargetMachine &TM, PassManagerBase &PM)
|
|
: TargetPassConfig(TM, PM) {}
|
|
|
|
CSKYTargetMachine &getCSKYTargetMachine() const {
|
|
return getTM<CSKYTargetMachine>();
|
|
}
|
|
|
|
void addIRPasses() override;
|
|
bool addInstSelector() override;
|
|
void addPreEmitPass() override;
|
|
};
|
|
|
|
} // namespace
|
|
|
|
TargetPassConfig *CSKYTargetMachine::createPassConfig(PassManagerBase &PM) {
|
|
return new CSKYPassConfig(*this, PM);
|
|
}
|
|
|
|
void CSKYPassConfig::addIRPasses() {
|
|
addPass(createAtomicExpandLegacyPass());
|
|
TargetPassConfig::addIRPasses();
|
|
}
|
|
|
|
bool CSKYPassConfig::addInstSelector() {
|
|
addPass(createCSKYISelDag(getCSKYTargetMachine(), getOptLevel()));
|
|
|
|
return false;
|
|
}
|
|
|
|
void CSKYPassConfig::addPreEmitPass() {
|
|
addPass(createCSKYConstantIslandPass());
|
|
}
|