5a88dffc40
Summary: This PR simply changes the behavior of the `wchar_size` flag. Currently, we emit this in all cases for all targets. This causes problems during LLVM-IR linking, specifically because this would vary between Linux and Windows in unintuitive ways. Now we have an llvm::Triple helper to determine the size from the known values. The module flag will only be emitted if these do not match (indicating a non-standard environment). In addition to fixing AMDGCN bitcode linking, this also means we don't need to bloat *every* IR module compiled by clang with this flag. The changed tests reflects this, one less unnecessary piece of metadata.
107 lines
3.7 KiB
C++
107 lines
3.7 KiB
C++
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py UTC_ARGS: --check-globals all --include-generated-funcs --global-value-regex ".*" --version 5
|
|
// RUN: %clang_cc1 -triple aarch64-linux-gnu -emit-llvm %s -o - | FileCheck %s
|
|
|
|
namespace Name {
|
|
int __attribute((target_version("default"))) foo() { return 0; }
|
|
}
|
|
|
|
namespace Name {
|
|
int __attribute((target_version("sve"))) foo() { return 1; }
|
|
}
|
|
|
|
int bar() { return Name::foo(); }
|
|
|
|
namespace OtherName {
|
|
int __attribute((target_version("sve"))) foo() { return 2; }
|
|
}
|
|
|
|
int baz() { return OtherName::foo(); }
|
|
|
|
namespace Foo {
|
|
int bar();
|
|
__attribute((target_version("default"))) int bar() { return 0; }
|
|
__attribute((target_version("mops"))) int bar() { return 1; }
|
|
}
|
|
|
|
//.
|
|
// CHECK: @__aarch64_cpu_features = external dso_local global { i64 }
|
|
// CHECK: @_ZN4Name3fooEv = weak_odr ifunc i32 (), ptr @_ZN4Name3fooEv.resolver
|
|
// CHECK: @_ZN3Foo3barEv = weak_odr ifunc i32 (), ptr @_ZN3Foo3barEv.resolver
|
|
//.
|
|
// CHECK-LABEL: define dso_local noundef i32 @_ZN4Name3fooEv.default(
|
|
// CHECK-SAME: ) #[[ATTR0:[0-9]+]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: ret i32 0
|
|
//
|
|
//
|
|
// CHECK-LABEL: define dso_local noundef i32 @_ZN4Name3fooEv._Msve(
|
|
// CHECK-SAME: ) #[[ATTR1:[0-9]+]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: ret i32 1
|
|
//
|
|
//
|
|
// CHECK-LABEL: define dso_local noundef i32 @_Z3barv(
|
|
// CHECK-SAME: ) #[[ATTR2:[0-9]+]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[CALL:%.*]] = call noundef i32 @_ZN4Name3fooEv()
|
|
// CHECK-NEXT: ret i32 [[CALL]]
|
|
//
|
|
//
|
|
// CHECK-LABEL: define dso_local noundef i32 @_ZN9OtherName3fooEv._Msve(
|
|
// CHECK-SAME: ) #[[ATTR1]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: ret i32 2
|
|
//
|
|
//
|
|
// CHECK-LABEL: define dso_local noundef i32 @_Z3bazv(
|
|
// CHECK-SAME: ) #[[ATTR2]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[CALL:%.*]] = call noundef i32 @_ZN9OtherName3fooEv()
|
|
// CHECK-NEXT: ret i32 [[CALL]]
|
|
//
|
|
//
|
|
// CHECK-LABEL: define dso_local noundef i32 @_ZN3Foo3barEv.default(
|
|
// CHECK-SAME: ) #[[ATTR0]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: ret i32 0
|
|
//
|
|
//
|
|
// CHECK-LABEL: define dso_local noundef i32 @_ZN3Foo3barEv._Mmops(
|
|
// CHECK-SAME: ) #[[ATTR4:[0-9]+]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: ret i32 1
|
|
//
|
|
//
|
|
// CHECK-LABEL: define weak_odr ptr @_ZN4Name3fooEv.resolver(
|
|
// CHECK-SAME: ) #[[ATTR5:[0-9]+]] comdat {
|
|
// CHECK-NEXT: [[RESOLVER_ENTRY:.*:]]
|
|
// CHECK-NEXT: call void @__init_cpu_features_resolver()
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i64, ptr @__aarch64_cpu_features, align 8
|
|
// CHECK-NEXT: [[TMP1:%.*]] = and i64 [[TMP0]], 1073807616
|
|
// CHECK-NEXT: [[TMP2:%.*]] = icmp eq i64 [[TMP1]], 1073807616
|
|
// CHECK-NEXT: [[TMP3:%.*]] = and i1 true, [[TMP2]]
|
|
// CHECK-NEXT: br i1 [[TMP3]], label %[[RESOLVER_RETURN:.*]], label %[[RESOLVER_ELSE:.*]]
|
|
// CHECK: [[RESOLVER_RETURN]]:
|
|
// CHECK-NEXT: ret ptr @_ZN4Name3fooEv._Msve
|
|
// CHECK: [[RESOLVER_ELSE]]:
|
|
// CHECK-NEXT: ret ptr @_ZN4Name3fooEv.default
|
|
//
|
|
//
|
|
// CHECK-LABEL: define weak_odr ptr @_ZN3Foo3barEv.resolver(
|
|
// CHECK-SAME: ) #[[ATTR5]] comdat {
|
|
// CHECK-NEXT: [[RESOLVER_ENTRY:.*:]]
|
|
// CHECK-NEXT: call void @__init_cpu_features_resolver()
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i64, ptr @__aarch64_cpu_features, align 8
|
|
// CHECK-NEXT: [[TMP1:%.*]] = and i64 [[TMP0]], 576460752303423488
|
|
// CHECK-NEXT: [[TMP2:%.*]] = icmp eq i64 [[TMP1]], 576460752303423488
|
|
// CHECK-NEXT: [[TMP3:%.*]] = and i1 true, [[TMP2]]
|
|
// CHECK-NEXT: br i1 [[TMP3]], label %[[RESOLVER_RETURN:.*]], label %[[RESOLVER_ELSE:.*]]
|
|
// CHECK: [[RESOLVER_RETURN]]:
|
|
// CHECK-NEXT: ret ptr @_ZN3Foo3barEv._Mmops
|
|
// CHECK: [[RESOLVER_ELSE]]:
|
|
// CHECK-NEXT: ret ptr @_ZN3Foo3barEv.default
|
|
//
|
|
//.
|
|
// CHECK: [[META0:![0-9]+]] = !{!"{{.*}}clang version {{.*}}"}
|
|
//.
|